5秒后页面跳转
ADM383 PDF预览

ADM383

更新时间: 2024-11-18 04:04:39
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 373K
描述
5 V Low Power, Slew-Rate Limited RS-485/RS-422 Transceiver

ADM383 数据手册

 浏览型号ADM383的Datasheet PDF文件第2页浏览型号ADM383的Datasheet PDF文件第3页浏览型号ADM383的Datasheet PDF文件第4页浏览型号ADM383的Datasheet PDF文件第5页浏览型号ADM383的Datasheet PDF文件第6页浏览型号ADM383的Datasheet PDF文件第7页 
5 V Low Power, Slew-Rate Limited  
RS-485/RS-422 Transceiver  
ADM483  
FEATURES  
FUNCTIONAL BLOCK DIAGRAM  
V
EIA RS-485/RS-422-compliant  
CC  
Data rates up to 250 kbps  
Slew-rate limited for low EMI  
ADM483  
100 nA supply current in shutdown mode  
Low power consumption (120 µA)  
Up to 32 transceivers on one bus  
Outputs high-z when disabled or powered off  
–7 V to +12 V bus common-mode range  
Thermal shutdown and short-circuit protection  
Pin-compatible with MAX483  
RO  
R
A
B
RE  
DE  
D
DI  
GND  
Specified over –40°C to +85°C temperature range  
Available in 8-lead SOIC package  
Figure 1.  
APPLICATIONS  
Low power RS-485 applications  
EMI sensitive systems  
DTE-DCE interfaces  
Industrial control  
Packet switching  
Local area networks  
Level translators  
GENERAL DESCRIPTION  
The ADM483 is a low power differential line transceiver suitable  
for half-duplex data communication on multipoint bus trans-  
mission lines. It is designed for balanced data transmission, and  
complies with EIA Standards RS-485 and RS-422.The part  
contains a differential line driver and a differential line receiver.  
Both share the same differential pins, with either the driver or  
the receiver being enabled at any given time.  
The receiver contains a fail-safe feature that results in a logic  
high output state if the inputs are unconnected (floating).  
The driver outputs are slew-rate limited to reduce EMI and data  
errors caused by reflections from improperly terminated buses.  
Excessive power dissipation caused by bus contention or by  
output shorting is prevented by a thermal shutdown circuit.  
The part is fully specified over the industrial temperature range,  
and is available in an 8-lead SOIC package.  
The device has an input impedance of 12 kΩ, allowing up to  
32 transceivers on one bus. Since only one driver should be  
enabled at any time, the output of a disabled or powered-down  
driver is three-stated to avoid overloading the bus. This high  
impedance driver output is maintained over the entire  
common-mode voltage range from –7 V to +12 V.  
Rev. 0  
Information furnished by Analog Devices is believed to be accurate and reliable.  
However, no responsibility is assumed by Analog Devices for its use, nor for any  
infringements of patents or other rights of third parties that may result from its use.  
Specifications subject to change without notice. No license is granted by implication  
or otherwise under any patent or patent rights of Analog Devices. Trademarks and  
registered trademarks are the property of their respective owners.  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.326.8703  
www.analog.com  
© 2004 Analog Devices, Inc. All rights reserved.