Datasheet > ADL5330_05

ADL5330_05

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
24页	865K
描述
10 MHz to 3 GHz VGA with 60 dB Gain Control Range

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADL5330_05 数据手册

ADL5330

Table 5. Evaluation Board Configuration Options

Components

Function

Default Conditions

C1ꢀ C4ꢀ C7ꢀ C10ꢀ C13 = 100 pF

(size 0603)

C2ꢀ C3ꢀ C8ꢀ C9ꢀ C14 = 0.1 μF

(size 0603)

R2ꢀ R4ꢀ R5ꢀ R6ꢀ R12 = 0 Ω

(size 0402)

C1 to C4ꢀ C7 to C10ꢀ C13ꢀ

C14ꢀ R2ꢀ R4ꢀ R5ꢀ R6ꢀ R12

Power Supply Decoupling. The nominal supply decoupling consists of

100 pF and 0.1 μF capacitors at each power supply pin (the VPS2 pinsꢀ Pin 18

to Pin 22ꢀ share a pair of decoupling capacitors because of their proximity). A

series inductor or small resistor can be placed between the capacitors for

additional decoupling.

T1ꢀ C5ꢀ C6

Input Interface. The 1:1 balun transformer T1 converts a 50 Ω single-ended

input to the 50 Ω differential input. C5 and C6 are dc blocks.

T1 = ETC1-1-13 (M/A-COM)

C5ꢀ C6 = 100 pF (size 0603)

T2ꢀ C11ꢀ C12ꢀ L1ꢀ L2

Output Interface. The 1:1 balun transformer T2 converts the 50 Ω differential T2 = ETC1-1-13 (M/A-COM)

output to 50 Ω single-ended output. C11 and C2 are dc blocks. L3 and

L4 provide dc biases for the output.

C11ꢀ C12 = 100 pF (size 0603)

L1ꢀ L2 = 120 nH (size 0805)

SW1ꢀ R1ꢀ R13

Enable Interface. The ADL5330 is enabled by applying a logic high voltage

to the ENBL pin by placing a jumper across SW1 to the O position. Remove

the jumper for disable. To exercise the enable function by applying an

external high or low voltageꢀ use the pin labeled O on the SW1 header.

SW1 = installed

R1 = 0 Ω (size 0402)

R13 = 10 kΩ (size 0402)

M1 to M18 = not installed

(size 0603)

C15 to C18 = not installed

(size 0603)

C15 to C18ꢀ M1 to M18

Alternate Input/Output Interface. The circuit side of the evaluation board

offers an alternate RF input and output interface. A lumped-element balun

can be built using L and C components instead of using the balun

transformer (see the Applications section). The componentsꢀ M1 through

M9ꢀ are used for the inputꢀ and M10 through M18 are used for the output.

To use the alternate RF pathsꢀ disconnect the dc blocking capacitors

(Capacitor C5 and Capacitor C6 for the input and Capacitor C11 and

Capacitor C12 for the output). Place 100 pF dc blocking capacitors on

C15ꢀ C16ꢀ C17ꢀ and C18. Use the alternate set of SMA connectorsꢀ

INPUT2 and OUT2.

Rev. A | Page 22 of 24

1...19 20 212223 24

下载PDF

与ADL5330_05相关器件

型号	品牌	描述	获取价格	数据表
ADL5330ACPZ-R2	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5330ACPZ-REEL7	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5330ACPZ-WP	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5330-EVAL	ADI	10 MHz to 3 GHz VGA with 60 dB Gain Control Range	获取价格
ADL5331	ADI	1 MHz to 1.2 GHz VGA with 30 dB Gain Control Range	获取价格
ADL5331ACPZ-R7	ADI	1 MHz to 1.2 GHz VGA with 30 dB Gain Control Range	获取价格