ADL5310ACPZ

更新时间： 2024-01-29 09:29:17

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
20页	749K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADL5310ACPZ 数据手册

ADL5310

SPECIFICATIONS

VP = 5 V, VN = 0 V, T_A= 25°C, R_REF= ±±5 kΩ, and VRDZ connected to VREF, unless otherwise noted.

Table 1.

Parameter

Conditions

Min

Typ

Max

Unit

INPUT INTERFACE

Pins 1 to 6: INP1 and INP2, IRF1 and IRF2, VSUM

Flows toward INP1 pin or INP2 pin

Flows toward IRF1 pin or IRF2 pin

Internally preset; user alterable

–40°C < T_A< +85°C

Specified Current Range, I_PD

Input Current Min/Max Limits

Reference Current, I_REF, Range

Summing Node Voltage

Temperature Drift

3 n

3 m

10 m

3 m

3 n

0.46

0.5

0.54

0.030

mV/°C

Input Offset Voltage

+20

V_IN− V_SUM, V_IREF− V_SUM

−20

LOGARITHMIC OUTPUTS

Logarithmic Slope

Pin 15 and Pin 16: LOG1 and LOG2

190

185

165

200

300

210

215

535

1940 pA

0.4

0.6

mV/dec

–40°C < T_A< +85°C

Logarithmic Intercept¹

Law Conformance Error

Wideband Noise²

–40°C < T_A< +85°C

10 nA < I_PD< 1 mA

3 nA < I_PD< 3 mA

I_PD> 3 µA; output referred

I_PD= 3 µA

0.1

0.3

0.5

1.5

1.7

0.10

µV/√Hz

MHz

Small Signal Bandwidth

Maximum Output Voltage

Minimum Output Voltage

Output Resistance

Limited by V_N= 0 V

4.375

5.625 kΩ

REFERENCE OUTPUT

Pin 7 and Pin 24 (internally shorted): VREF

Voltage wrt Ground

2.45

2.42

2.5

2.55

2.58

–40°C < T_A< +85°C

Maximum Output Current

Incremental Output Resistance

OUTPUT BUFFERS

Sourcing (grounded load)

Load current < 10 mA

Ω

Pins 12 to 14 and 17 to 19: OUT2, SCL2, BIN2, BIN1, SCL1,

and OUT1

Input Offset Voltage

Input Bias Current

Incremental Input Resistance

Incremental Output Resistance

Output High Voltage

−20

+20

µA

MΩ

Ω

Flowing out of Pins 13, 14, 17, and 18

0.4

0.5

Load current < 10 mA; gain = 1

R_L= 1 kΩ to ground

V_P−

0.1

0.10

Output Low Voltage

Peak Source/Sink Current

Small-Signal Bandwidth

Slew Rate

R_L= 1 kΩ to ground

MHz

V/µs

Gain = 1

0.2 V to 4.8 V output swing

Pins 8 and 9: VPOS; Pins 10, 11, and 20: VNEG

(V_P– V_N) ≤ 12 V

Input currents < 10 µA

(V_P– V_N) ≤ 12 V

POWER SUPPLY

Positive Supply Voltage

Quiescent Current

9.5

11.5

Negative Supply Voltage (Optional)

−5.5

¹Other values of logarithmic intercept can be achieved by adjustment of R_REF

²Output noise and incremental bandwidth are functions of input current; measured using output buffer connected for GAIN = 1.

Rev. A | Page 3 of 20

1 234 5 6 7...20

中文翻译

下载PDF

与ADL5310ACPZ相关器件

型号	品牌	获取价格	描述	数据表
ADL5310ACPZ-REEL7	ADI	获取价格	120 dB Range (3 nA to 3 mA) Dual Logarithmic Converter
ADL5310-EVAL	ADI	获取价格	120 dB Range (3 nA to 3 mA) Dual Logarithmic Converter
ADL5310-EVALZ	ADI	获取价格	Dual Logarithmic Converter
ADL5315	ADI	获取价格	Precision Wide Range (3 nA to 3 mA) High-Side Current Mirror
ADL5315ACPZ-R7	ADI	获取价格	Precision Wide Range (3 nA to 3 mA) High-Side Current Mirror
ADL5315ACPZ-WP	ADI	获取价格	Precision Wide Range (3 nA to 3 mA) High-Side Current Mirror
ADL5315-EVAL	ADI	获取价格	Precision Wide Range (3 nA to 3 mA) High-Side Current Mirror
ADL5317	ADI	获取价格	Avalanche Photodiode Bias Controller and Wide Range (5 nA to 5 mA) Current Monitor
ADL5317ACPZ-REEL7	ADI	获取价格	Avalanche Photodiode Bias Controller and Wide Range (5 nA to 5 mA) Current Monitor
ADL5317ACPZ-WP	ADI	获取价格	Avalanche Photodiode Bias Controller and Wide Range (5 nA to 5 mA) Current Monitor

与ADL5310ACPZ相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

0
电感耐压值及其与电感大小的关系
2024-06-07

2
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

3
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

1

产品中心

服务支持

精选活动

关于我们

帮助中心

ADL5310ACPZ

ADL5310ACPZ 数据手册

与ADL5310ACPZ相关器件

与ADL5310ACPZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADL5310ACPZ

ADL5310ACPZ 数据手册

与ADL5310ACPZ相关器件

与ADL5310ACPZ相关文章

您还可以找

您在本页遇到什么问题？