Datasheet > 信号电路 > 锁相环或频率合成电路> ADF4212LBRU

ADF4212LBRU

更新时间： 2024-01-18 10:58:56

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
20页	241K
描述
Dual Low Power PLL Frequency Synthesizer

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

ADF4212LBRU 技术参数

是否无铅：	含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	TSSOP
包装说明：	TSSOP, TSSOP20,.25	针数：	20
Reach Compliance Code：	compliant	ECCN代码：	5A991.B
HTS代码：	8542.39.00.01	风险等级：	5.12
模拟集成电路 - 其他类型：	PLL FREQUENCY SYNTHESIZER	JESD-30 代码：	R-PDSO-G20
JESD-609代码：	e3	长度：	6.5 mm
湿度敏感等级：	1	功能数量：	1
端子数量：	20	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装等效代码：	TSSOP20,.25
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	电源：	3 V
认证状态：	Not Qualified	座面最大高度：	1.2 mm
子类别：	PLL or Frequency Synthesis Circuits	最大供电电流 (Isup)：	10 mA
最大供电电压 (Vsup)：	3.3 V	最小供电电压 (Vsup)：	2.7 V
标称供电电压 (Vsup)：	3 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	40	宽度：	4.4 mm
Base Number Matches：	1

ADF4212LBRU 数据手册

ADF4212L

PIN FUNCTION DESCRIPTION

Mnemonic

Description

CP_RF

RF Charge Pump Output. When enabled, this provides I_CPto the external RF loop filter, which in turn drives the

external RF VCO.

DGND_RF

RF_IN

AGND_RF

Digital Ground Pin for the RF Digital Circuitry

Input to the RF Prescaler. This small signal input is normally ac-coupled from the RF VCO.

Ground Pin for the RF Analog Circuitry

FL_O

REF_IN

Multiplexed Output of RF/IF Programmable or Reference Dividers, RF/IF Fastlock Mode. CMOS output.

Reference Input. This is a CMOS input with a nominal threshold of V_DD/2 and an equivalent input resistance of 100 kΩ.

See Figure 2. This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled.

Digital Ground Pin for the IF Digital, Interface, and Control Circuitry

DGND_IF

MUXOUT

This multiplexer output allows either the IF/RF Lock Detect, the scaled RF, scaled IF, or the scaled Reference Frequency

to be accessed externally.

CLK

DATA

Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into

the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.

Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high

impedance CMOS input.

Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four

latches, the latch being selected using the control bits.

R_SET

Connecting a resistor between this pin and ground sets the maximum RF and IF charge pump output current. The

nominal voltage potential at the R_SETpin is 0.66 V. The relationship between I_CPand R_SETis

13.5

R_SET

I_{CP MAX}

so, with R_SET= 2.7 kΩ, I_{CP MAX}= 5 mA for both the RF and IF Charge Pumps.

AGND_IF

IF_IN

CP_IF

Ground Pin for the IF Analog Circuitry

Input to the IF Prescaler. This small signal input is normally ac-coupled from the IF VCO.

Output from the IF Charge Pump. This is normally connected to a loop filter that drives the input to an external VCO.

Power Supply for the IF Charge Pump. This should be greater than or equal to V_DD2. In systems where V_DD2 is 3 V,

it can be set to 5.5 V and used to drive a VCO with a tuning range up to 5.5 V.

V_P2

_DD2

Power Supply for the IF, Digital, and Interface Section. Decoupling capacitors to the ground plane should be placed

as close as possible to this pin. V_DD2 should have a value of between 2.6 V and 3.3 V. V_DD2 must have the same

potential as V_DD1.

_DD1

Power Supply for the RF Section. Decoupling capacitors to the ground plane should be placed as close as possible to

this pin. V_DD1 should have a value of between 2.6 V and 3.3 V. V_DD1 must have the same potential as V_DD2.

Power Supply for the RF Charge Pump. This should be greater than or equal to V_DD1. In systems where V_DD1 is 3 V,

it can be set to 5.5 V and used to drive a VCO with a tuning range up to 5.5 V.

V_P1

REV. 0

–5–

1 2 3 456 7 8...20

下载PDF

与ADF4212LBRU相关器件

型号	品牌	描述	获取价格	数据表
ADF4212LBRU-REEL	ADI	IC PLL FREQUENCY SYNTHESIZER, 2400 MHz, PDSO20, MO-153AC, TSSOP-20, PLL or Frequency Synth	获取价格
ADF4212LBRU-REEL7	ADI	IC PLL FREQUENCY SYNTHESIZER, 2400 MHz, PDSO20, MO-153AC, TSSOP-20, PLL or Frequency Synth	获取价格
ADF4212LBRUZ	ADI	Dual Power PLL Frequency Synthesizer	获取价格
ADF4212LBRUZ-REEL	ADI	IC PLL FREQUENCY SYNTHESIZER, 2400 MHz, PDSO20, MO-153AC, TSSOP-20, PLL or Frequency Synth	获取价格
ADF4212LBRUZ-REEL7	ADI	IC PLL FREQUENCY SYNTHESIZER, 2400 MHz, PDSO20, MO-153AC, TSSOP-20, PLL or Frequency Synth	获取价格
ADF4212LBRUZ-RL	ADI	Dual Power PLL Frequency Synthesizer	获取价格

与ADF4212LBRU相关文章

SI2301 N沟道MOSFET：资料手册参数分析
2024-05-08

6
ADC0809逐次逼近寄存器型模数转换器：资料手册参数分析
2024-05-08

5
AD9361捷变收发器：全面参数解析与关键特性概览
2024-05-08

3
IRF3205功率MOSFET：资料手册参数分析
2024-05-08

3

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4212LBRU

ADF4212LBRU 技术参数

ADF4212LBRU 数据手册

与ADF4212LBRU相关器件

与ADF4212LBRU相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADF4212LBRU

ADF4212LBRU 技术参数

ADF4212LBRU 数据手册

与ADF4212LBRU相关器件

与ADF4212LBRU相关文章

您还可以找

您在本页遇到什么问题？