ADCLK954
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
IN_SEL
CLK0
CLK0
1
2
3
4
5
6
7
8
9
30 V
CC
29 Q4
28 Q4
27 Q5
26 Q5
25 Q6
24 Q6
23 Q7
22 Q7
V
0
REF
V 0
ADCLK954
TOP VIEW
(Not to Scale)
T
CLK1
CLK1
V 1
T
V
1
REF
V
21
V
10
CC
EE
NOTES
1. EPAD MUST BE SOLDERED TO V POWER PLANE.
EE
Figure 2. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
1
Mnemonic
IN_SEL
CLK0
Description
Input Select. Logic 0 selects CLK0 and
Differential Input (Positive) 0.
inputs. Logic 1 selects CLK1 and
inputs.
CLK1
CLK0
2
3
4
5
CLK0
Differential Input (Negative) 0.
VREF
VT0
0
Reference Voltage. Reference voltage for biasing ac-coupled CLK0 and
inputs.
CLK0
Center Tap. Center tap of a 100 ꢂ input resistor for CLK0 and
Differential Input (Positive) 1.
Differential Input (Negative) 1.
inputs.
CLK0
6
ꢀ
8
CLK1
CLK1
VT1
Center Tap. Center tap of a 100 ꢂ input resistor for CLK1 and
inputs.
CLK1
9
VREF
1
Reference Voltage. Reference voltage for biasing ac-coupled CLK1 and
Negative Supply Pin.
inputs.
CLK1
10
VEE
11, 20, 21,
30, 31, 40
VCC
Positive Supply Pin.
12, 13
14, 15
16, 1ꢀ
18, 19
22, 23
24, 25
26, 2ꢀ
28, 29
32, 33
34, 35
36, 3ꢀ
38, 39
(41)
, Q11
, Q10
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
Differential LVPECL Outputs.
EPAD must be connected to VEE.
Q11
Q10
, Q9
Q9
Q8
Qꢀ
Q6
Q5
Q4
Q3
Q2
Q1
Q0
, Q8
, Qꢀ
, Q6
, Q5
, Q4
, Q3
, Q2
, Q1
, Q0
EPAD
Rev. A | Page 6 of 12