ADC3563
SBAS990 – FEBRUARY 2021
www.ti.com
Table 5-1. Pin Descriptions (continued)
PIN
I/O
DESCRIPTION
NAME
NO.
NC
27,38,39
-
Do not connect
DIGITAL INTERFACE
DA0P
DA0M
DA1P
DA1M
20
O
O
O
O
Positive differential serial LVDS output for lane 0, channel A
Negative differential serial LVDS output for lane 0, channel A
Positive differential serial LVDS output for lane 1, channel A
Negative differential serial LVDS output for lane 1, channel A
19
18
17
Positive differential serial LVDS output for lane 0, channel B.
Used only in dual band complex decimation. Default is powered down.
DB0P
DB0M
DB1P
DB1M
20
19
18
17
O
O
O
O
Negative differential serial LVDS output for lane 0, channel B.
Used only in dual band complex decimation. Default is powered down.
Positive differential serial LVDS output for lane 1, channel B.
Used only in dual band complex decimation. Default is powered down.
Negative differential serial LVDS output for lane 1, channel B.
Used only in dual band complex decimation. Default is powered down.
DCLKP
23
22
28
29
25
24
O
O
O
O
I
Positive differential serial LVDS bit clock output.
Negative differential serial LVDS bit clock output.
Positive differential serial LVDS frame clock output.
Negative differential serial LVDS frame clock output.
Positive differential serial LVDS bit clock input.
Negative differential serial LVDS bit clock input.
DCLKM
FCLKP
FCLKM
DCLKINP
DCLKINM
POWER SUPPLY
AVDD
I
5,15,36
I
I
Analog 1.8-V power supply
Ground, 0 V
11,14,37,40,
PowerPad
GND
IOGND
IOVDD
21,30
26
I
I
Ground, 0 V for digital interface
1.8-V power supply for digital interface
Copyright © 2021 Texas Instruments Incorporated
4
Submit Document Feedback
Product Folder Links: ADC3563