Datasheet > ADC32J2X

ADC32J2X

更新时间： 2024-01-29 11:39:26

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
85页	3797K
描述
ADC32J2x Dual-Channel, 12-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter with JESD204B Interface

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC32J2X 数据手册

Sample &

Buy

Support &

Community

Product

Folder

Tools &

Software

Technical

Documents

ADC32J22, ADC32J23, ADC32J24, ADC32J25

SBAS668A –MAY 2014–REVISED JUNE 2015

ADC32J2x Dual-Channel, 12-Bit, 50-MSPS to 160-MSPS, Analog-to-Digital Converter

with JESD204B Interface

1 Features

3 Description

The ADC32J2x is a high-linearity, ultra-low power,

dual-channel, 12-bit, 50-MSPS to 160-MSPS, analog-

to-digital converter (ADC) family. The devices are

designed specifically to support demanding, high

input frequency signals with large dynamic range

requirements. A clock input divider allows more

flexibility for system clock architecture design and the

•

Dual Channel

•

12-Bit Resolution

Single 1.8-V Supply

Flexible Input Clock Buffer with Divide-by-1, -2, -4

SNR = 70.3 dBFS, SFDR = 88 dBc at

f_IN= 70 MHz

SYSREF

input

enables

complete

system

•

Ultralow Power Consumption:

synchronization. The devices support JESD204B

interfaces in order to reduce the number of interface

lines, thus allowing for high system integration

density. The JESD204B interface is a serial interface,

where the data of each ADC are serialized and output

over only one differential pair. An internal phase-

locked loop (PLL) multiplies the incoming ADC

sampling clock by 20 to derive the bit clock that is

used to serialize the 12-bit data from each channel.

The devices support subclass 1 with interface speeds

up to 3.2 Gbps.

–

227 mW/Ch at 160 MSPS

•

Channel Isolation: 105 dB

Internal Dither

JESD204B Serial Interface:

–

Subclass 0, 1, 2 Compliant up to 3.2 Gbps

Supports One Lane per ADC up to 160 MSPS

•

Support for Multichip Synchronization

Pin-to-Pin Compatible with 14-Bit Version

(ADC32J4X)

Device Information⁽¹⁾

•

Package: VQFN-48 (7 mm × 7 mm)

PART NUMBER

PACKAGE

BODY SIZE (NOM)

ADC32J2X

VQFN (48)

7.00 mm × 7.00 mm

2 Applications

(1) For all available packages, see the package option addendum

at the end of the datasheet.

•

Multi-Carrier, Multi-Mode Cellular Base Stations

Radar and Smart Antenna Arrays

Munitions Guidance

FFT with Dither On

(f_S= 160 MSPS, SNR = 70.3 dBFS, f_IN= 10 MHz,

SFDR = 92.6 dBc)

Motor Control Feedback

Network and Vector Analyzers

Communications Test Equipment

Nondestructive Testing

-10

-20

Microwave Receivers

-30

Software Defined Radios (SDRs)

Quadrature and Diversity Radio Receivers

-40

-50

-60

-70

-80

-90

-100

-110

-120

Frequency (MHz)

D201

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...85

中文翻译

下载PDF

与ADC32J2X相关器件

型号	品牌	获取价格	描述	数据表
ADC32J42	TI	获取价格	双通道、14 位、50MSPS 模数转换器 (ADC)
ADC32J42IRGZR	TI	获取价格	双通道、14 位、50MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J42IRGZT	TI	获取价格	双通道、14 位、50MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J43	TI	获取价格	双通道、14 位、80MSPS 模数转换器 (ADC)
ADC32J43IRGZR	TI	获取价格	双通道、14 位、80MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J43IRGZT	TI	获取价格	双通道、14 位、80MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J44	TI	获取价格	双通道、14 位、125MSPS 模数转换器 (ADC)
ADC32J44IRGZR	TI	获取价格	双通道、14 位、125MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J44IRGZT	TI	获取价格	双通道、14 位、125MSPS 模数转换器 (ADC) \| RGZ \| 48 \| -40
ADC32J45	TI	获取价格	双通道、14 位、160MSPS 模数转换器 (ADC)

与ADC32J2X相关文章

MBRS340T3G手册解读：参数说明、产品特性及应用
2024-06-28

8
PMOS管背靠背连接：串联还是并联？
2024-06-28

7
高压电解电容的分类与选型策略
2024-06-28

8
数码管：基本概念、分类、技术发展及市场趋势
2024-06-27

14

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC32J2X

ADC32J2X 数据手册

与ADC32J2X相关器件

与ADC32J2X相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

ADC32J2X

ADC32J2X 数据手册

与ADC32J2X相关器件

与ADC32J2X相关文章

您还可以找

您在本页遇到什么问题？