Datasheet > ADC1213D

ADC1213D

更新时间： 2024-11-23 12:21:47

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
40页	595K
描述
Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ADC1213D 数据手册

ADC1213D series

Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;

serial JESD204A interface

Rev. 08 — 2 July 2012

Product data sheet

1. General description

The ADC1213D is a dual-channel 12-bit Analog-to-Digital Converter (ADC) optimized for

high dynamic performance and low power at sample rates up to 125 Msps. Pipelined

architecture and output error correction ensure the ADC1213D is accurate enough to

guarantee zero missing codes over the entire operating range. Supplied from a 3 V

source for analog and a 1.8 V source for the output driver, it embeds two serial outputs.

Each lane is differential and complies with the JESD204A standard. An integrated Serial

Peripheral Interface (SPI) allows the user to easily configure the ADC. A set of IC

configurations is also available via the binary level control pins taken, which are used at

power-up. The device also includes a programmable full-scale SPI to allow flexible input

voltage range of 1 V to 2 V (peak-to-peak).

Excellent dynamic performance is maintained from the baseband to input frequencies of

170 MHz or more, making the ADC1213D ideal for use in communications, imaging, and

medical applications.

2. Features and benefits

 SNR, 70 dBFS; SFDR, 86 dBc

 Input bandwidth, 600 MHz

 Sample rate up to 125 Msps

 Power dissipation, 995 mW at 80 Msps

 SPI register programming

 Clock input divided by 2 for less jitter

contribution

 3 V, 1.8 V single supplies

 Duty cycle stabilizer (DCS)

 High IF capability

 Flexible input voltage range:

1 V (p-p) to 2 V (p-p)

 Two configurable serial outputs

 Offset binary, two’s complement, gray

code

 Compliant with JESD204A serial

 Power-down mode and Sleep mode

transmission standard

 Pin compatible with the

ADC1613D series, ADC1413D series,

and ADC1113D125

 HVQFN56 package

12 3 4 5 6 7...40

中文翻译

下载PDF

与ADC1213D相关器件

型号	品牌	获取价格	描述	数据表
ADC1213D_11	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1213D_1106	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps serial JESD204A interface
ADC1213D065	NXP	获取价格	Dual 12-bit ADC; 65, 80, 105 or 125 Msps
ADC1213D065C1	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1213D065HN	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1213D065HN/C1	NXP	获取价格	Dual 12-bit ADC; 65, 80, 105 or 125 Msps
ADC1213D065HN-C1	IDT	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1213D080	NXP	获取价格	Dual 12-bit ADC; 65, 80, 105 or 125 Msps
ADC1213D080C1	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface
ADC1213D080HN	NXP	获取价格	Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; serial JESD204A interface