5秒后页面跳转
捷配首页

Datasheet > ADC1061
ADC1061 PDF预览

ADC1061

更新时间： 2024-02-07 00:21:42
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器
页数 文件大小 规格书
11页 323K
描述
10-Bit High-Speed レP-Compatible A/D Converter with Track/Hold Function

阅读下载

获取价格

ADC1061 技术参数

生命周期：Obsolete包装说明：DIE,
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.8
最长转换时间：1.8 µs转换器类型：ADC, FLASH METHOD
JESD-30 代码：R-XUUC-N20最大线性误差 (EL)：0.19%
模拟输入通道数量：1位数：10
功能数量：1端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
输出位码：BINARY输出格式：PARALLEL, WORD
封装主体材料：UNSPECIFIED封装代码：DIE
封装形状：RECTANGULAR封装形式：UNCASED CHIP
认证状态：Not Qualified采样并保持/跟踪并保持：TRACK
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：NO LEAD端子位置：UPPER
Base Number Matches：1

ADC1061 数据手册

 浏览型号ADC1061的Datasheet PDF文件第1页浏览型号ADC1061的Datasheet PDF文件第2页浏览型号ADC1061的Datasheet PDF文件第3页浏览型号ADC1061的Datasheet PDF文件第5页浏览型号ADC1061的Datasheet PDF文件第6页浏览型号ADC1061的Datasheet PDF文件第7页 
AC Electrical Characteristics  
The following specifications apply for V+ +5V, tr tf 20 ns, VREF(+) 5V, and VREF(−) GND unless otherwise specified.  
=
=
=
=
=
=
=
=
=
Boldface limits apply for TA TJ TMIN to TMAX; all other limits TA TJ 25˚C.  
Symbol  
tCONV  
tCRD  
Parameter  
Conditions  
Mode 1  
Typical  
(Note 7)  
1.2  
Limit  
(Note 8)  
1.8  
Units  
(Limits)  
µs (Max)  
Conversion Time from Rising Edge  
of S /H to Falling Edge of INT  
Conversion Time for MODE 2  
(RD Mode)  
Mode 2  
1.8  
20  
2.4  
50  
µs (Max)  
ns (Max)  
ns (Max)  
=
Mode 1; CL 100 pF  
tACC1  
tACC2  
tSH  
Access Time (Delay from Falling  
Edge of RD to Output Valid)  
Access Time (Delay from Falling  
Edge of RD to Output Valid)  
Minimum Sample Time  
=
Mode 2; CL 100 pF  
tCRD + 50  
(Figure 1); (Note 9)  
250  
50  
ns (Max)  
ns (Max)  
=
=
t
1H, t0H  
TRI-STATE Control (Delay from Rising  
Edge of RD to High-Z State)  
Delay from Rising Edge of RD  
to Rising Edge of INT  
RL 1k, CL 10 pF  
20  
10  
tINTH  
50  
ns (Max)  
=
tID  
tP  
Delay from INT to Output Valid  
Delay from End of Conversion  
to Next Conversion  
CL 100 pF  
20  
10  
50  
20  
ns (Max)  
ns (Max)  
SR  
Slew Rate for Correct  
2.5  
V/µs  
Track-and-Hold Operation  
Analog Input Capacitance  
Logic Output Capacitance  
Logic Input Capacitance  
CVIN  
COUT  
CIN  
35  
5
pF  
pF  
pF  
5
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is func-  
tional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed speci-  
fications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.  
Note 2: All voltages are measured with respect to GND, unless otherwise specified.  
−
+
<
>
V ) the absolute value of current at that pin should be limited  
Note 3: When the input voltage (V ) at any pin exceeds the power supply rails (V  
IN  
V
or V  
IN  
IN  
to 5 mA or less. The 20 mA package input current limits the number of pins that can safely exceed the power supplies with an input of 5 mA to four.  
Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T , θ and the ambient temperature, T . The maximum  
JMAX JA  
A
=
allowable power dissipation at any temperature is P  
(T  
JMAX  
− T )/θ or the number given in the Absolute Maximum Ratings, whichever is lower. For this device,  
D
A
JA  
=
T
150˚C, and the typical thermal resistance (θ ) when board mounted is 47˚C/W for the plastic (N) package, 85˚C/W for the ceramic (J) package, and 65˚C/W  
JMAX  
JA  
for the small outline (WM) package.  
Note 5: Human body model, 100 pF discharged through a 1.5 kΩ resistor.  
Note 6: See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” or the section titled “Surface Mount” found in a current National Semicon-  
ductor Linear Data Book for other methods of soldering surface mount devices.  
Note 7: Typicals are at 25˚C and represent most likely parametric norm.  
Note 8: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).  
Note 9: Accuracy may degrade if t is shorter than the value specified.  
SH  
TRI-STATE Test Circuits and Waveforms  
DS010559-4  
DS010559-3  
www.national.com  
4
1234567...11

下载PDF

与ADC1061相关器件

型号 品牌 描述 获取价格 数据表
ADC1061CIJ TI 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP20, CERAMIC, DIP-20

获取价格
ADC1061CIJ NSC IC 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP20, CERAMIC, DIP-20, Analog to Digital Co

获取价格
ADC1061CIN NSC 10-Bit High-Speed レP-Compatible A/D Converter

获取价格
ADC1061CIN/NOPB ROCHESTER 1-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP20, DIP-20

获取价格
ADC1061CIWM NSC 10-Bit High-Speed レP-Compatible A/D Converter

获取价格
ADC1061CIWMX ETC Analog-to-Digital Converter， 10-Bit

获取价格

与ADC1061相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证