5秒后页面跳转
ADC08D1000WGFQV PDF预览

ADC08D1000WGFQV

更新时间: 2024-09-25 06:36:19
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器
页数 文件大小 规格书
44页 1313K
描述
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter

ADC08D1000WGFQV 数据手册

 浏览型号ADC08D1000WGFQV的Datasheet PDF文件第2页浏览型号ADC08D1000WGFQV的Datasheet PDF文件第3页浏览型号ADC08D1000WGFQV的Datasheet PDF文件第4页浏览型号ADC08D1000WGFQV的Datasheet PDF文件第5页浏览型号ADC08D1000WGFQV的Datasheet PDF文件第6页浏览型号ADC08D1000WGFQV的Datasheet PDF文件第7页 
November 9, 2009  
ADC08D1000QML  
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D  
Converter  
General Description  
Features  
The ADC08D1000 is a dual, low power, high performance  
CMOS analog-to-digital converter that digitizes signals to 8  
bits resolution at sampling rates up to 1.2 GSPS. Consuming  
a typical 1.6 Watts at 1 GSPS from a single 1.9 Volt supply,  
this device is guaranteed to have no missing codes over the  
full operating temperature range. The unique folding and in-  
terpolating architecture, the fully differential comparator de-  
sign, the innovative design of the internal sample-and-hold  
amplifier and the self-calibration scheme enable a very flat  
response of all dynamic parameters beyond Nyquist, produc-  
ing a high 7.4 Effective Number Of Bits (ENOB) with a 498  
MHz input signal and a 1 GHz sample rate while providing a  
10-18 Bit Error Rate ( B.E.R.). Output formatting is offset binary  
and the Low Voltage Differential Signaling (LVDS) digital out-  
puts are compliant with IEEE 1596.3-1996, with the exception  
of an adjustable common mode voltage between 0.8V and  
1.13V.  
Total Ionizing Dose  
300 krad(Si)  
>120 MeV/mg/cm2  
Single Event Latch-Up  
Internal Sample-and-Hold  
Single +1.9V ±0.1V Operation  
Choice of SDR or DDR output clocking  
Interleave Mode for 2x Sampling Rate  
Multiple ADC Synchronization Capability  
Guaranteed No Missing Codes  
Serial Interface for Extended Control  
Fine Adjustment of Input Full-Scale Range and Offset  
Duty Cycle Corrected Sample Clock  
Key Specifications  
Resolution  
Max Conversion Rate  
Bit Error Rate  
ENOB @ 498 MHz Input  
8 Bits  
1 GSPS (min)  
10-18 (typ)  
7.4 Bits (typ)  
±0.15 LSB (typ)  
Each converter has a 1:2 demultiplexer that feeds two LVDS  
buses and reduces the output data rate on each bus to half  
the sampling rate. The two converters can be interleaved and  
used as a single 2 GSPS ADC.  
DNL  
Power Consumption  
The converter typically consumes less than 3.5 mW in the  
Power Down Mode and is available in a 128-lead, thermally  
enhanced multi-layer ceramic quad package and operates  
over the Military (-55°C TA +125°C) temperature range.  
Operating  
Power Down Mode  
1.6 W (typ)  
3.5 mW (typ)  
This part will work in a radiation environment, with ex-  
cellent results, provided the guidelines in applications  
section 2.1 are followed.  
Applications  
Communication Satellites/Systems  
Direct RF Down Conversion  
© 2009 National Semiconductor Corporation  
201802  
www.national.com  

与ADC08D1000WGFQV相关器件

型号 品牌 获取价格 描述 数据表
ADC08D1000WG-Q TI

获取价格

IC PROPRIETARY METHOD ADC, CQFP128, CERAMIC, QFP-128, Analog to Digital Converter
ADC08D1010 NSC

获取价格

High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
ADC08D1010DIYB NSC

获取价格

High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
ADC08D1020 NSC

获取价格

Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter
ADC08D1020 TI

获取价格

8 位、双路 1.0GSPS 或单路 2.0GSPS 模数转换器 (ADC)
ADC08D1020_08 NSC

获取价格

Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter
ADC08D1020_09 NSC

获取价格

Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter
ADC08D1020CIYB NSC

获取价格

Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter
ADC08D1020CIYB/NOPB NSC

获取价格

Low Power, 8-Bit, Dual 1.0 GSPS or Single 2.0 GSPS A/D Converter
ADC08D1020CIYB/NOPB TI

获取价格

8 位、双路 1.0GSPS 或单路 2.0GSPS 模数转换器 (ADC) | NNB