ADAU1452/ADAU1451/ADAU1450
SPECIFICATIONS
Data Sheet
AVDD = 3.3 V 10%, DVDD = 1.2 V 5%, PVDD = 3.3 V 10%, IOVDD = 1.8 V − 10% to 3.3 V + 10%, TA = 25°C, master clock input =
12.288 MHz, core clock (fCORE) = 294.912 MHz, I/O pins set to low drive setting, unless otherwise noted.
Table 2.
Parameter
Min
Typ
Max
Unit Test Conditions/Comments
POWER
Supply Voltage
Analog Voltage (AVDD)
Digital Voltage (DVDD)
2.97
1.14
3.3
1.2
3.63
1.26
V
V
Supply for analog circuitry, including auxiliary ADC
Supply for digital circuitry, including the DSP core, ASRCs, and
signal routing
PLL Voltage (PVDD)
I/O Supply Voltage (IOVDD)
Supply Current
2.97
1.71
3.3
3.3
3.63
3.63
V
V
Supply for phase-locked loop (PLL) circuitry
Supply for input/output circuitry, including pads and level shifters
Analog Current (AVDD)
Idle State
Reset State
1.5
0
1.9
9.5
0
1.73
5
6.5
10
7.3
8.5
2
mA
µA
µA
mA
µA
µA
40
40
13
40
40
Power applied, chip not programmed
Power applied, RESET held low
PLL Current (PVDD)
Idle State
Reset State
12.288 MHz MCLK with default PLL settings
Power applied, PLL not configured
Power applied, RESET held low
3.9
I/O Current (IOVDD)
Dependent on the number of active serial ports, clock pins, and
characteristics of external loads
Operation State
53
22
0.3
mA
mA
mA
IOVDD = 3.3 V; all serial ports are clock masters
IOVDD = 1.8 V; all serial ports are clock masters
IOVDD = 1.8 V − 10% to 3.3 V + 10%
Power-Down State
Digital Current (DVDD)
Operation State, ADAU1452
Maximum Program
2.5
350
100
415
mA
mA
Typical Program
Test program includes 16-channel I/O, 10-band EQ per channel,
all ASRCs active
Minimal Program
Operation State, ADAU1451
Maximum Program
Typical Program
85
mA
Test program includes 2-channel I/O, 10-band EQ per channel
350
100
415
250
mA
mA
Test program includes 16-channel I/O, 10-band EQ per channel,
all ASRCs active
Test program includes 2-channel I/O, 10-band EQ per channel
Minimal Program
Operation State, ADAU1450
Maximum Program
Typical Program
85
mA
125
65
mA
mA
fCORE = 147.456 MHz
Test program includes 16-channel I/O, 10-band EQ per channel,
f
CORE = 147.456 MHz
Test program includes 2-channel I/O, 10-band EQ per channel,
CORE = 147.456 MHz
Minimal Program
55
mA
f
Idle State
Reset State
20
20
95
95
mA
mA
Power applied, DSP not enabled
Power applied, RESET held low
ASYNCHRONOUS SAMPLE RATE
CONVERTERS
Dynamic Range
I/O Sample Rate
I/O Sample Rate Ratio
THD + N
139
dB
kHz
A-weighted, 20 Hz to 20 kHz
6
1:8
192
7.75:1
−120
dB
mS
V
CRYSTAL OSCILLATOR
Transconductance
REGULATOR
8.3
10.6
1.2
13.4
DVDD Voltage
1.14
Regulator maintains typical output voltage up to a maximum
800 mA load; IOVDD = 1.8 V − 10% to 3.3 V + 10%
Rev. C | Page 6 of 180