(continued)
AD9875–SPECIFICATIONS
Test
P aram eter
Tem p
Level
Min
Typ
Max
Unit
T x PAT H INT ERFACE
Maximum Input Nibble Rate, 2× Interp.
Full
Full
Full
II
II
II
128
3.0
0
MHz
ns
ns
T x-Set Up T ime (tSU
T x-Hold T ime (tHD
)
)
Rx PAT H INT ERFACE
Maximum Output Nibble Rate
Full
Full
Full
I
II
II
110
1.5
MHz
ns
ns
Rx-DataValid T ime (tVT
)
3.0
Rx-Data Hold T ime (tHT
)
CMOS LOGIC INPUT S
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
Full
Full
Full
Full
25°C
II
II
II
II
VDRVDD – 0.7
V
V
µA
µA
µF
0.4
12
12
III
3
CMOS LOGIC OUT PUT S (1 mA Load)
Logic “1” Voltage
Logic “0” Voltage
Full
Full
Full
II
II
II
VDRVDD – 0.6
1.5
V
V
ns
0.4
2.5
Digital Output Rise/Fall T ime
POWER SUPPLY
All Blocks Powered Up
IS_T OT AL (T otal Supply Current)
IS_T OT AL (T x_QUIET Pin Asserted)
Digital Supply Current (IDRVDD + IDVDD
Full
I
262
172
77
288
mA
mA
mA
mA
25°C
25°C
25°C
III
III
III
)
Analog Supply Current (IAVDD
)
185
Power Consumption of Functional Blocks:
Rx LPF
ADC and FPGA
Rx Reference
Interpolator
DAC
PLL-B
PLL-A
Voltage Regulator Controller
All Blocks Powered Down
Supply Current IS, fOSCIN = 32 MHz
Supply Current IS, fOSCIN Idle
Power Supply Rejection
T x Path (∆VS = ꢀ10%)
Rx Path (∆VS = ꢀ10%)
25°C
25°C
25°C
25°C
25°C
25°C
25°C
25°C
III
III
III
III
III
III
III
III
110
55
2
33
18
8
mA
mA
mA
mA
mA
mA
mA
mA
24
1
Full
Full
II
II
19
10
22
12
mA
mA
25°C
25°C
III
III
62
54
dB
dB
SERIAL CONT ROL BUS
Maximum SCLK Frequency (fSCLK
Clock Pulsewidth High (tPWH
)
Full
Full
Full
Full
Full
Full
Full
II
II
II
II
II
II
II
25
18
18
MHz
ns
ns
ms
ns
ns
)
Clock Pulsewidth Low (tPWL
Clock Rise/Fall T ime
)
1
Data/Chip-Select Setup T ime (tDS
)
25
0
Data Hold T ime (tDH
Data Valid T ime (tDV
)
)
20
ns
RECEIVE-T O-T RANSMIT ISOLAT ION
(10 MHz, Full-Scale Sinewave Output/Output)
Isolation: T x Path to Rx Path, Gain = +36 dB
Isolation: Rx Path to T x Path, Gain = –6 dB
25°C
25°C
III
III
–75
–70
dB
dB
VOLT AGE REGULAT OR CONT ROLLER
Output Voltage (VFB with SI2301 Connected)
Line Regulation (∆VFB%/∆VDVDD% × 100%)
Full
I
1.25
250
1.30
100
60
1.35
V
%
mΩ
mA
25°C
25°C
Full
III
III
II
Load Regulation (∆VFB/∆ILOAD
)
Maximum Load Current (ILOAD
)
Specifications subject to change without notice.
–4–
REV. 0