5秒后页面跳转
AD9852/PCB PDF预览

AD9852/PCB

更新时间: 2024-01-05 15:56:19
品牌 Logo 应用领域
亚德诺 - ADI 数据分配系统
页数 文件大小 规格书
42页 426K
描述
CMOS 300 MHz Complete-DDS

AD9852/PCB 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:HTQFP,针数:80
Reach Compliance Code:unknown风险等级:5.65
模拟集成电路 - 其他类型:PLL FREQUENCY SYNTHESIZERJESD-30 代码:S-PQFP-G80
JESD-609代码:e3长度:14 mm
湿度敏感等级:3功能数量:1
端子数量:80最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HTQFP封装形状:SQUARE
封装形式:FLATPACK, HEAT SINK/SLUG, THIN PROFILE峰值回流温度(摄氏度):260
认证状态:COMMERCIAL座面最大高度:1.2 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:40宽度:14 mm
Base Number Matches:1

AD9852/PCB 数据手册

 浏览型号AD9852/PCB的Datasheet PDF文件第6页浏览型号AD9852/PCB的Datasheet PDF文件第7页浏览型号AD9852/PCB的Datasheet PDF文件第8页浏览型号AD9852/PCB的Datasheet PDF文件第10页浏览型号AD9852/PCB的Datasheet PDF文件第11页浏览型号AD9852/PCB的Datasheet PDF文件第12页 
AD9852  
Figures 8–11 show the tradeoff in elevated noise floor, increased phase noise, and occasional discrete spurious energy when the  
internal REFCLK Multiplier circuit is engaged. Plots with wide (1 MHz) and narrow (50 kHz) spans are shown.  
0
0
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
CENTER 39.1MHz  
100kHz/  
SPAN 1MHz  
CENTER 39.1MHz  
100kHz/  
SPAN 1MHz  
Figure 8. Narrowband SFDR, 39.1 MHz, 1 MHz BW,  
300 MHz EXTCLK with REFCLK Multiply Bypassed  
Figure 10. Narrowband SFDR, 39.1 MHz, 1 MHz BW,  
30 MHz EXTCLK with REFCLK Multiply = 10×  
0
0
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
CENTER 39.1MHz  
5kHz/  
SPAN 50kHz  
CENTER 39.1MHz  
5kHz/  
SPAN 50kHz  
Figure 9. Narrowband SFDR, 39.1 MHz, 50 kHz BW,  
300 MHz EXTCLK with REFCLK Multiplier Bypassed  
Figure 11. Narrowband SFDR, 39.1 MHz, 50 kHz BW,  
30 MHz EXTCLK/REFCLK Multiplier = 10×  
Figures 12 and 13 show the slight increase in noise floor both with and without the PLL when slower clock speeds are used to  
generate the same fundamental frequency, that is, with a 100 MHz clock as opposed to a 300 MHz clock in Figures 9 and 11.  
0
0
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
–10  
–20  
–30  
–40  
–50  
–60  
–70  
–80  
–90  
–100  
CENTER 39.1MHz  
5kHz/  
SPAN 50kHz  
CENTER 39.1MHz  
5kHz/  
SPAN 50kHz  
Figure 12. Narrowband SFDR, 39.1 MHz, 50 kHz BW,  
100 MHz EXTCLK with REFCLK Multiplier Bypassed  
Figure 13. Narrowband SFDR, 39.1 MHz, 50 kHz BW,  
10 MHz EXTCLK with REFCLK Multiplier = 10×  
REV. 0  
–9–  

与AD9852/PCB相关器件

型号 品牌 描述 获取价格 数据表
AD9852_07 ADI CMOS 300 MSPS Complete DDS

获取价格

AD9852ASQ ADI CMOS 300 MHz Complete-DDS

获取价格

AD9852ASQZ ADI CMOS 300 MSPS Complete DDS

获取价格

AD9852AST ADI CMOS 300 MHz Complete-DDS

获取价格

AD9852ASTRL ADI IC PLL FREQUENCY SYNTHESIZER, 20 MHz, PQFP80, MS-026BEC, LQFP-80, PLL or Frequency Synthes

获取价格

AD9852ASTZ ADI CMOS 300 MSPS Complete DDS

获取价格