AD9600
SPECIFICATIONS
DC SPECIFICATIONS
AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference,
DCS enabled, fast detect output pins disabled, signal monitor disabled, unless otherwise noted.
Table 1.
AD9600ABCPZ-105/
AD9600BCPZ-105
AD9600ABCPZ-125/
AD9600BCPZ-125
AD9600ABCPZ-150/
AD9600BCPZ-150
Parameter
Temp
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
RESOLUTION
Full
10
10
10
Bits
ACCURACY
No Missing Codes
Offset Error
Gain Error
Full
Full
Full
Full
25°C
Full
25°C
Guaranteed
Guaranteed
Guaranteed
±0.3
−2.2
±0.7
−1.0
±0.2
±0.3
−2.5
±0.7
−1.3
±0.2
±0.3
−3.0
±0.7
−1.6
±0.2
% FSR
% FSR
LSB
LSB
LSB
−3.6
−4.0
−4.3
Differential Nonlinearity (DNL)1
±0.1
±0.1
±0.1
±0.1
±0.1
±0.1
Integral Nonlinearity (INL)1
±0.3
±0.3
±0.4
LSB
MATCHING CHARACTERISTICS
Offset Error
Gain Error
Full
Full
±0.3
±0.2
±0.7
±0.8
±0.3
±0.3
±0.7
±0.8
±0.2
±0.2
±0.7
±0.8
% FSR
% FSR
TEMPERATURE DRIFT
Offset Error
Gain Error
Full
Full
±15
±±5
±15
±±5
±15
±±5
ppm/°C
ppm/°C
INTERNAL VOLTAGE REFERENCE
Output Voltage Error (1 V Mode)
Load Regulation @ 1.0 mA
INPUT-REFERRED NOISE
VREF = 1.0 V
Full
Full
±5
7
±16
±5
7
±16
±5
7
±16
mV
mV
25°C
0.1
0.1
0.1
LSB rms
ANALOG INPUT
Input Span, VREF = 1.0 V
Input Capacitance2
VREF INPUT RESISTANCE
POWER SUPPLIES
Full
Full
Full
2
8
6
2
8
6
2
8
6
V p-p
pF
kΩ
Supply Voltage
AVDD, DVDD
DRVDD (CMOS Mode)
Supply Current
Full
Full
1.7
1.7
1.8
3.3
1.±
3.6
1.7
1.7
1.8
3.3
1.±
3.6
1.7
1.7
1.8
3.3
1.±
3.6
V
V
1
Full
Full
310
34
385
42
41±
50
mA
mA
IAVDD
1
IDVDD
1, 3
365
650
6
455
800
6
4±5
8±0
6
IAVDD and IDVDD
IDRVDD (3.3 V CMOS)
IDRVDD (1.8 V CMOS)
IDRVDD (1.8 V LVDS)
POWER CONSUMPTION
DC Input
Sine Wave Input1
DRVDD = 1.8 V
Full
Full
35
15
42
36
18
44
42
22
46
mA
mA
mA
Full
600
750
825
mW
Full
Full
Full
Full
645
740
68
813
±00
77
8±2
±±0
77
mW
mW
mW
mW
DRVDD = 3.3 V
Standby Power3
Power-Down Power
2.5
2.5
2.5
1 Measured with a low input frequency, full-scale sine wave, with approximately 5 pF loading on each output bit.
2 Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 8 for the equivalent analog input structure.
3 Standby power is measured with a dc input and the CLK+ and CLK− pins inactive )set to AVDD or AGND.
Rev. B | Page 5 of 72