Datasheet > AD7706BRZ-REEL1

AD7706BRZ-REEL1

更新时间： 2022-04-11 23:23:08

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
44页	401K
描述
3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD7706BRZ-REEL1 数据手册

AD7705/AD7706

Parameter

B Version¹

Gain ꢀ f_CLKIN/64

f_CLKIN/8

Unit

Conditions/Comments

For gains of 1 to 4

For gains of 8 to 128

AIN Input Sampling Rate, f_S

Reference Input Range

REF IN(+) − REF IN(−) Voltage

1/1.75

1/3.5

V min/V max

V_DD= 2.7 V to 3.3 V

V_REF= 1.225 1% for specified performance

V_DD= 4.75 V to 5.25 V

REF IN(+) − REF IN(−) Voltage

_REF= 2.5 1% for specified performance

REF IN Input Sampling Rate, f_S

LOGIC INPUTS

f_CLKIN/64

Input Current

All Inputs, Except MCLK IN

MCLK IN

μA max

Typically 20 nA

Typically 2 μA

All Inputs, Except SCLK and MCLK IN

Input Low Voltage, V_INL

0.8

0.4

2.0

V max

V min

V_DD= 5 V

V_DD= 3 V

V_DD= 3 V and 5 V

V_DD= 5 V nominal

Input High Voltage, V_INH

SCLK Only (Schmitt-Triggered Input)

V_T+

V_T−

V_T+− V_T−

1.4/3

0.8/1.4

0.4/0.8

V min/V max

SCLK Only (Schmitt-Triggered Input)

V_T+

V_T−

V_DD= 3 V nominal

1/2

0.4/1.1

0.375/0.8

V min/V max

V_T+− V_T−

MCLK IN Only

V_DD= 5 V nominal

V_DD= 3 V nominal

Input Low Voltage, V_INL

Input High Voltage, V_INH

MCLK IN Only

0.8

3.5

V max

V min

Input Low Voltage, V_INL

Input High Voltage, V_INH

LOGIC OUTPUTS (Including MCLK OUT)

Output Low Voltage, V_OL

Output High Voltage, V_OH

Floating State Leakage Current

Floating State Output Capacitance¹⁴

Data Output Coding

0.4

2.5

V max

V min

0.4

V_DD− 0.6

V max

V min

μA max

pF typ

I_SINK= 800 μA, except for MCLK OUT;¹³V_DD= 5 V

I_SINK= 100 μA, except for MCLK OUT;¹³V_DD= 3 V

I_SOURCE= 200 μA, except for MCLK OUT;¹³V_DD= 5 V

I_SOURCE= 100 μA, except for MCLK OUT;¹³V_DD= 3 V

Binary

Offset binary

Unipolar mode

Bipolar mode

SYSTEM CALIBRATION

Positive Full-Scale Limit¹⁵

Negative Full-Scale Limit¹⁵

Offset Limit¹⁵

(1.05 ꢀ V_REF)/gain

−(1.05 ꢀ V_REF)/gain

(0.8 ꢀ V_REF)/gain

(2.1 ꢀ V_REF)/gain

V max

V min

V max

Gain is the selected PGA gain (1 to 128)

Input Span¹⁶

Rev. C | Page 6 of 44

1...3 4 567 8 9...44

中文翻译

下载PDF

与AD7706BRZ-REEL1相关器件

型号	品牌	描述	获取价格	数据表
AD7706BRZ-REEL7	ROCHESTER	3-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16, 0.300 INCH, LEAD FREE, MS-013AA, SOIC-	获取价格
AD7706BRZ-REEL71	ADI	3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs	获取价格
AD7706EB	ADI	3 V/5 V 1 mW 2-/3-Channel 16-Bit Sigma-Delta ADCs(264.12 k)	获取价格
AD7707	ADI	3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC	获取价格
AD7707_17	ADI	3-Channel 16-Bit, Sigma-Delta ADC	获取价格
AD7707BR	ADI	3 V/5 V, +-10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC	获取价格