5秒后页面跳转
AD7357BRUZ-RL PDF预览

AD7357BRUZ-RL

更新时间: 2024-01-14 13:39:19
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
17页 196K
描述
Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC

AD7357BRUZ-RL 技术参数

是否无铅:含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.24
Samacsys Confidence:3Samacsys Status:Released
2D Presentation:https://componentsearchengine.com/2D/0T/578578.3.1.pngSchematic Symbol:https://componentsearchengine.com/symbol.php?partID=578578
PCB Footprint:https://componentsearchengine.com/footprint.php?partID=5785783D View:https://componentsearchengine.com/viewer/3D.php?partID=578578
Samacsys PartID:578578Samacsys Image:https://componentsearchengine.com/Images/9/AD7357YRUZ-RL.jpg
Samacsys Thumbnail Image:https://componentsearchengine.com/Thumbnails/3/AD7357YRUZ-RL.jpgSamacsys Pin Count:16
Samacsys Part Category:Integrated CircuitSamacsys Package Category:Small Outline Packages
Samacsys Footprint Name:16 PIN TSSOPSamacsys Released Date:2017-01-11 11:21:59
Is Samacsys:N最大模拟输入电压:1.6 V
最小模拟输入电压:0.5 V最长转换时间:0.238 µs
转换器类型:ADC, SUCCESSIVE APPROXIMATIONJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
最大线性误差 (EL):0.0183%湿度敏感等级:1
模拟输入通道数量:2位数:14
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出位码:BINARY输出格式:SERIAL
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:2.5 V认证状态:Not Qualified
采样速率:4.2 MHz采样并保持/跟踪并保持:TRACK
座面最大高度:1.2 mm子类别:Analog to Digital Converters
标称供电电压:2.5 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

AD7357BRUZ-RL 数据手册

 浏览型号AD7357BRUZ-RL的Datasheet PDF文件第6页浏览型号AD7357BRUZ-RL的Datasheet PDF文件第7页浏览型号AD7357BRUZ-RL的Datasheet PDF文件第8页浏览型号AD7357BRUZ-RL的Datasheet PDF文件第10页浏览型号AD7357BRUZ-RL的Datasheet PDF文件第11页浏览型号AD7357BRUZ-RL的Datasheet PDF文件第12页 
Preliminary Technical Data  
TERMINOLOGY  
AD7357  
Integral Nonlinearity (INL)  
Common-Mode Rejection Ratio (CMRR)  
The maximum deviation from a straight line passing through  
the endpoints of the ADC transfer function. The endpoints of  
the transfer function are zero scale, 1 LSB below the first code  
transition, and full scale, 1 LSB above the last code transition.  
CMRR is defined as the ratio of the power in the ADC output at  
full-scale frequency, f, to the power of a 100 mV p-p sine wave  
applied to the common-mode voltage of VIN+ and VIN− of  
frequency fS as  
CMRR (dB) = 10log (Pf/PfS)  
Differential Nonlinearity (DNL)  
The difference between the measured and the ideal 1 LSB  
change between any two adjacent codes in the ADC.  
where:  
Pf is the power at frequency f in the ADC output.  
PfS is the power at frequency fS in the ADC output.  
Offset Error  
The deviation of the first code transition (00 . . .000) to (00 . . .  
001) from the ideal (that is, -VREF + 0.5 LSB).  
Track-and-Hold Acquisition Time  
The track-and-hold amplifier returns to track mode at the end  
of conversion. The track-and-hold acquisition time is the time  
required for the output of the track-and-hold amplifier to reach  
its final value, within 1/2 LSB, after the end of conversion.  
Offset Error Match  
This is the difference in offset error between the two ADCs.  
Gain Error  
Signal-to-(Noise + Distortion) Ratio (SINAD)  
The deviation of the last code transition (111 . . .110) to (111 . . .  
111) from the ideal (that is, VREF – 1.5 LSB) after the offset error  
has been adjusted out.  
This is the measured ratio of signal-to-noise and distortion at  
the output of the ADC. The signal is the rms amplitude of the  
fundamental. Noise is the sum of all nonfundamental signals up  
to half the sampling frequency (fS/2), excluding dc. The ratio is  
dependent on the number of quantization levels in the  
digitization process; the more levels, the smaller the  
quantization noise.  
Gain Error Match  
The difference in gain error between the two ADCs.  
Channel-to-Channel Isolation  
Channel-to-channel isolation is a measure of the level of  
crosstalk between channels. It is measured by applying a full-  
scale sine wave signal to one of the two channels and applying a  
50 kHz signal to the other channel. The channel-to-channel  
isolation is defined as the ratio of the power of the 50 kHz  
signal on the converted channel to the power of the noise signal  
on the other channel that appears in the FFT of this channel.  
The noise frequency on the unselected channel varies from  
40 kHz to 740 kHz. The noise amplitude is at 2 × VREF, while the  
signal amplitude is at 1 × VREF. See Figure 6.  
The theoretical signal-to-noise and distortion ratio for an ideal  
N-bit converter with a sine wave input is given by  
SINAD = (6.02 N + 1.76) dB  
Thus, for a 12-bit converter, this is 74 dB and for a 14 bit  
converter, this is 86dB.  
Total Harmonic Distortion (THD)  
THD is the ratio of the rms sum of harmonics to the  
fundamental. For the AD7356, it is defined as  
Power Supply Rejection Ratio (PSRR)  
2
V22 +V32 +V42 +V52 +V6  
PSRR is defined as the ratio of the power in the ADC output at  
full-scale frequency, f, to the power of a 100 mV p-p sine wave  
applied to the ADC VDD supply of frequency fS. The frequency  
of the input varies from 1 kHz to 1 MHz.  
THD  
where:  
dB = −20log  
( )  
V1  
PSRR (dB) = 10log(Pf/PfS)  
V1 is the rms amplitude of the fundamental.  
V2, V3, V4, V5, and V6 are the rms amplitudes of the second  
through the sixth harmonics.  
where:  
Pf is the power at frequency f in the ADC output.  
PfS is the power at frequency fS in the ADC output.  
Rev. PrD | Page ꢀ of 17  

与AD7357BRUZ-RL相关器件

型号 品牌 描述 获取价格 数据表
AD7357WYRUZ ADI Differential Input, Dual, Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC

获取价格

AD7357WYRUZ-RL ADI Differential Input, Dual, Simultaneous Sampling

获取价格

AD7357YRUZ ADI Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC

获取价格

AD7357YRUZ-500RL7 ADI Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC

获取价格

AD7357YRUZ-RL ADI Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC

获取价格

AD736 ADI Low Cost, Low Power, True RMS-to-DC Converter

获取价格