5秒后页面跳转
AD73322EZ PDF预览

AD73322EZ

更新时间: 2024-01-12 04:17:26
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
43页 389K
描述
Low Cost Low Power CMOS General-Purpose Dual Analog Front End(386.88 k)

AD73322EZ 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LQFP,针数:44
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.58
Is Samacsys:NJESD-30 代码:S-PQFP-G44
JESD-609代码:e3长度:14 mm
湿度敏感等级:3功能数量:1
端子数量:44最高工作温度:105 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:1.6 mm
标称供电电压:3 V表面贴装:YES
技术:CMOS电信集成电路类型:TELECOM CIRCUIT
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:14 mmBase Number Matches:1

AD73322EZ 数据手册

 浏览型号AD73322EZ的Datasheet PDF文件第3页浏览型号AD73322EZ的Datasheet PDF文件第4页浏览型号AD73322EZ的Datasheet PDF文件第5页浏览型号AD73322EZ的Datasheet PDF文件第7页浏览型号AD73322EZ的Datasheet PDF文件第8页浏览型号AD73322EZ的Datasheet PDF文件第9页 
AD73322  
AD73322A  
Typ  
P
arameter  
Min  
Max  
Units  
Test Conditions/Comments  
DIGITAL GAIN TAP  
Gain at Maximum Setting  
Gain at Minimum Setting  
Gain Resolution  
Delay  
Settling Time  
+1  
–1  
16  
25  
100  
V
V
Bits  
µs  
µs  
Tested to 5 MSBs of Settings  
Includes DAC Delay  
Tap Gain Change from –FS to +FS; Includes  
DAC Settling Time  
DAC SPECIFICATIONS  
Maximum Voltage Output Swing2  
Single-Ended  
5VEN = 1  
3.156  
3.17  
6.312  
9.19  
V p-p  
dBm  
V p-p  
dBm  
PGA = 6 dB  
Max Output = (3.156/2.4) × VREFCAP  
PGA = 6 dB  
Differential  
Max Output = 2 × ([3.156/2.4] × VREFCAP)  
Nominal Voltage Output Swing (0 dBm0)  
Single-Ended  
2.1908  
0
4.3918  
6.02  
2.4  
V p-p  
dBm  
V p-p  
dBm  
V
PGA = 6 dB  
PGA = 6 dB  
Differential  
Output Bias Voltage  
REFOUT Unloaded  
Absolute Gain  
Gain Tracking Error  
Signal to (Noise + Distortion) at 0 dBm0  
PGA = 6 dB  
+0.4  
±0.1  
dB  
dB  
1.0 kHz, 0 dBm0; Unloaded  
1.0 kHz, +3 dBm0 to –50 dBm0  
Refer to Figure 8  
77  
dB  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
Total Harmonic Distortion at 0 dBm0  
PGA = 6 dB  
Intermodulation Distortion  
Idle Channel Noise  
–80  
–85  
–85  
–90  
dB  
dB  
dBm0  
dB  
300 Hz to 3400 Hz; fSAMP = 64 kHz  
PGA = 0 dB  
PGA = 0 dB  
ADC Input Signal Level: AGND; DAC  
Output Signal Level: 1.0 kHz, 0 dBm0;  
Input Amplifiers Bypassed  
Crosstalk DAC-to-ADC  
–77  
–100  
dB  
dB  
Input Amplifiers Included In Input Channel  
DAC1 Output Signal Level: AGND; DAC2  
Output Signal Level: 1.0 kHz, 0 dBm0  
Input Signal Level at AVDD and DVDD  
Pins: 1.0 kHz, 100 mV p-p Sine Wave  
Interpolator Bypassed  
DAC-to-DAC  
Power Supply Rejection  
Group Delay4, 5  
–65  
dB  
25  
µs  
50  
+12  
µs  
mV  
Output DC Offset2, 7  
Minimum Load Resistance, RL  
2, 8  
Single-Ended  
Differential  
Maximum Load Capacitance, CL  
150  
150  
2, 8  
Single-Ended  
Differential  
500  
100  
pF  
pF  
FREQUENCY RESPONSE  
(ADC and DAC)9 Typical Output  
Frequency (Normalized to FS)  
0
0
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
dB  
0.03125  
0.0625  
0.125  
0.1875  
0.25  
0.3125  
0.375  
0.4375  
> 0.5  
–0.1  
–0.25  
–0.6  
–1.4  
–2.8  
–4.5  
–7.0  
–9.5  
< –12.5  
–6–  
REV. B  

与AD73322EZ相关器件

型号 品牌 描述 获取价格 数据表
AD73322L ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front End

获取价格

AD73322L_17 ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front

获取价格

AD73322LAR ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front End

获取价格

AD73322LAR-REEL ADI 暂无描述

获取价格

AD73322LAR-REEL7 ADI IC SPECIALTY TELECOM CIRCUIT, PDSO28, MS-013AE, SOIC-28, Telecom IC:Other

获取价格

AD73322LARU ADI Low Cost, Low Power CMOS General-Purpose Dual Analog Front End

获取价格