AD7152/AD7153
CAPDAC
SINGLE-ENDED CAPACITIVE INPUT
The CDC full-scale input range of the AD7152/AD7153 can
be set to ±±.25 pꢁ, ±±.5 pꢁ, ± 1 pꢁ, and ±2 pꢁ in differential
mode or ±.5 pꢁ, 1 pꢁ, 2 pꢁ, and 4 pꢁ in single-ended mode.
ꢁor simplicity, the following text and figures use the maximum
full scale of ±2 pꢁ and +4 pꢁ.
When configured for a single-ended mode (the CAPDIꢁꢁ bit in
the Channel 1 Setup or Channel 2 Setup registers is set to ±), the
AD7152/AD7153 CIN(−) pin is disconnected internally. The
CDC (without using the CAPDACs) can measure positive input
capacitance in the range of ± pꢁ to 4 pꢁ (see ꢁigure 29).
The parts can accept a higher capacitance on the input and the
common-mode or offset capacitance (unchanging component)
can be balanced by programmable on-chip CAPDACs.
CAPDAC(+)
OFF
0x0000 ... 0xFFF0
DATA
CIN(+)
CIN(–)
0pF TO 4pF
CDC
CAPDIFF = 0
CAPDAC(+)
CIN(+)
CAPDAC(–)
OFF
C
DATA
CDC
X
CIN(–)
0pF TO 4pF
EXC
CAPDAC(–)
C
C
Y
X
Figure 29. CDC Single-Ended Input Mode
EXC
The CAPDAC can be used for programmable shifting of the
input range.
Figure 28. Using a CAPDAC
ꢁigure 3± shows how to shift the input range up to 9 pꢁ absolute
value of capacitance connected to the CIN(+) using
the CAPDAC(+) only.
The CAPDAC can be understood as a negative capacitance
connected internally to the CIN pin. There are two independent
CAPDACs, one connected to the CIN(+) and the second
connected to the CIN(–).
CAPDAC(+)
5pF
In differential mode, the relationship between the capacitance
input and output data can be expressed as
0x0000 ... 0xFFF0
DATA
CIN(+)
CIN(–)
0pF TO 4pF
CDC
CAPDIFF = 0
DATA ≈ (CX − CAPDAC(+)) − (CY − CAPDAC(−))
In single-ended mode, the relationship between the capacitance
input and output data can be expressed as
CAPDAC(–)
OFF
C
X
5pF TO 9pF
DATA ≈ CX −(CAPDAC(+) + CAPDAC(−))
EXC
The CAPDACs have a 5-bit resolution each, monotonic transfer
function, are well matched to each other, and have a defined
temperature coefficient. The CAPDAC full range (absolute
value) is not factory calibrated and can vary up to ±2±ꢀ with
the manufacturing process (see the Specifications section,
ꢁigure 18, and ꢁigure 19).
Figure 30. Using CAPDAC in Single-Ended Mode
ꢁigure 31 shows how to shift the input range up to 14 pꢁ
absolute value of capacitance connected to the CIN(+) using
both CAPDAC(+) and CAPDAC(−).
The CAPDACs are shared by the two capacitive channels on the
AD7152. If the CAPDACs need to be set individually, the host
controller software should reload the CAPDAC values to the
AD7152 before executing a conversion on a different channel.
CAPDAC(+)
5pF
0x0000 ... 0xFFF0
DATA
CIN(+)
CIN(–)
0pF TO 4pF
CDC
CAPDIFF = 0
CAPDAC(–)
5pF
C
X
10pF TO 14pF
EXC
Figure 31. Using CAPDAC in Single-Ended Mode
Rev. 0 | Page ±9 of 24