5秒后页面跳转
捷配首页

Datasheet > AD671
AD671 PDF预览

AD671

更新时间： 2022-11-29 04:20:07
品牌 Logo 应用领域
亚德诺 - ADI 转换器
页数 文件大小 规格书
16页 486K
描述
Monolithic 12-Bit 2 MHz A/D Converter

阅读下载

中文翻译

获取价格

AD671 数据手册

 浏览型号AD671的Datasheet PDF文件第6页浏览型号AD671的Datasheet PDF文件第7页浏览型号AD671的Datasheet PDF文件第8页浏览型号AD671的Datasheet PDF文件第10页浏览型号AD671的Datasheet PDF文件第11页浏览型号AD671的Datasheet PDF文件第12页 
AD671  
23  
24  
17  
VLOGIC  
VCC  
VEE  
20  
22  
AIN  
BIT1  
1
BIT12 12  
±
U3  
5V  
+
15V  
Capacitor Values  
0.1 µF (Ceramic) and 10 µF (Tantalum).  
(Surface Mount Chip Capacitors Recom-  
mended to Reduce Lead Inductance).  
ACOM  
ENCODE 16  
2
AD586  
U4  
+V  
IN  
18 DCOM  
15  
14  
13  
DAV  
OTR  
MSB  
8
VOUT  
NOISE  
6
19 REF IN  
Capacitor Locations Directly at Positive and Negative  
Supply Pins to Respective Ground Plane.  
REDUCTION  
6.8µF  
C15  
1µF  
C14  
21 BPO/UPO  
GND  
4
AD671  
Analog Ground  
Digital Ground  
Ground Plane or Wide Ground Return  
Connected to the Analog Power Supply.  
Figure 5. AD586 as Reference Input for AD671  
Ground Plane or Wide Ground Return  
Connected to the Digital Power Supply.  
Proper grounding and decoupling should be a primary design  
objective in any high speed, high resolution system. The AD671  
separates analog and digital grounds to optimize the manage-  
ment of analog and digital ground currents in a system. The  
AD671 is designed to minimize the current flowing from  
ACOM (Pin 22) by directing the majority of the current from  
Analog and Digital  
Ground  
Connected Together Once at the AD671.  
The AD671 is factory trimmed to minimize offset, gain and lin-  
earity errors. In some applications the offset and gain errors of  
the AD671 need to be externally adjusted to zero. This is ac-  
complished by trimming the voltage at BPO/UPO (Pin 21) and  
REFIN (Pin 19). In those applications the AD588, a high preci-  
sion pin programmable voltage reference, is an ideal choice. The  
AD588 includes a reference cell and three additional amplifiers  
which can be configured to provide offset and gain trims for the  
AD671. The circuit in Figure 7 is recommended for calibrating  
offset and gain errors of the AD671 when configured in the 0 V  
to +10 V input range.  
V
CC (+5 V–Pin 23) to VEE (–5 V–Pin 24). Minimizing analog  
ground currents hence reduces the potential for large ground  
voltage drops. This can be especially true in systems that do not  
utilize ground planes or wide ground runs. ACOM is also con-  
figured to be code independent, therefore reducing input depen-  
dent analog ground voltage drops and errors. The input current  
supplied by the external reference (REFIN–Pin 19) and the ma-  
jority of the full-scale input signal (AIN–Pin 20) are also di-  
rected to VÉE. Also critical in any high speed digital design are  
the use of proper digital grounding techniques to avoid potential  
CMOS “ground bounce.” Figure 6 is provided to assist in the  
proper layout, grounding and decoupling techniques.  
+
–
+
5V  
5V  
5V  
10µF  
10µF  
10µF  
Table I is a list of grounding and decoupling guidelines that  
should be reviewed before laying out a printed circuit board.  
0.1µF  
0.1µF  
23  
0.1µF  
24  
VEE  
17  
VLOGIC  
VCC  
+
0 TO 10V  
+
–
+
5V  
5V  
5V  
20  
22  
AIN  
12  
BIT1  
+
15V  
R1  
100  
1
BIT12  
10µF  
10µF  
10µF  
39k  
ACOM  
ENCODE 16  
150pF  
18 DCOM  
15  
14  
13  
DAV  
OTR  
MSB  
0.1µF  
23  
0.1µF  
24  
VEE  
0.1µF  
1µF  
6
4
3
7
50  
1
19 REF IN  
17  
VLOGIC  
10µF  
0.1µF  
0.1µF  
14  
VCC  
21 BPO/UPO  
1µF  
10k  
+
AD671  
AD588  
15  
20  
150  
15  
AIN  
12  
BIT1  
10µF  
+
2
–
15  
16  
1
±
BIT12  
V
5V  
IN  
5
9
10  
8
12 11 13  
–
22  
ACOM  
16  
15  
14  
13  
ENCODE  
R2  
5k  
AGP*  
100k  
50  
18 DCOM  
19  
DAV  
OTR  
MSB  
DGP*  
REF IN  
+
5V REF  
Figure 7. Unipolar (0 V to +10 V) Calibration  
The AD671 is intended to have a nominal 1/2 LSB offset so  
that the exact analog input for a given code will be in the middle  
of that code (halfway between the transitions to the codes above  
it and below it). Thus, the first transition ( from 0000 0000 0000  
to 0000 0000 0001) will occur for an input level of +1/2 LSB  
(1.22 mV for 10 V range). If the offset trim resistor R2 is used,  
21  
BPO/UPO  
AD671  
*GROUND PLANE RECOMMENDED  
Figure 6. AD671 Grounding and Decoupling  
REV. B  
–9–  
1...6789101112...16

中文翻译

下载PDF

与AD671相关器件

型号 品牌 描述 获取价格 数据表
AD671JD-500 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671JD-750 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671JN-500 ETC Analog-to-Digital Converter， 12-Bit

获取价格
AD671JN-750 ETC Analog-to-Digital Converter， 12-Bit

获取价格
AD671KD-500 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671KD-750 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671KN-500 ETC Analog-to-Digital Converter， 12-Bit

获取价格
AD671KN-750 ETC Analog-to-Digital Converter， 12-Bit

获取价格
AD671SD-500 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671SD-500/883B ROCHESTER 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24, SIDE BRAZED, CERAMIC, DIP-24

获取价格
AD671SD-750 ADI Monolithic 12-Bit 2 MHz A/D Converter

获取价格
AD671SD-750/883B ROCHESTER 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24, SIDE BRAZED, CERAMIC, DIP-24

获取价格
AD673 ADI 8-Bit A/D Converter

获取价格
AD673* ETC 8-Bit A/D Converter

获取价格
AD673JD ADI 8-Bit A/D Converter

获取价格
AD673JN ADI 8-Bit A/D Converter

获取价格
AD673JN/+ ROCHESTER IC,A/D CONVERTER,SINGLE,8-BIT,BIPOLAR,DIP,20PIN

获取价格
AD673JP ADI 8-Bit A/D Converter

获取价格
AD673SD ADI 8-Bit A/D Converter

获取价格
AD673SD/883B ETC Analog-to-Digital Converter， 8-Bit

获取价格

与AD671相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证