5秒后页面跳转
AD6624ABC PDF预览

AD6624ABC

更新时间: 2024-02-12 03:56:04
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
40页 510K
描述
暂无描述

AD6624ABC 数据手册

 浏览型号AD6624ABC的Datasheet PDF文件第2页浏览型号AD6624ABC的Datasheet PDF文件第3页浏览型号AD6624ABC的Datasheet PDF文件第4页浏览型号AD6624ABC的Datasheet PDF文件第6页浏览型号AD6624ABC的Datasheet PDF文件第7页浏览型号AD6624ABC的Datasheet PDF文件第8页 
AD6624  
MICROPROCESSOR PORT TIMING CHARACTERISTICS1, 2  
Test  
AD6624AS  
Typ  
Parameter (Conditions)  
Temp  
Level  
Min  
Max  
Unit  
MICROPROCESSOR PORT, MODE INM (MODE = 0)  
MODE INM Write Timing:  
tSC  
tHC  
Control3 to CLK Setup Time  
Full  
Full  
Full  
Full  
Full  
Full  
Full  
IV  
IV  
IV  
IV  
IV  
IV  
IV  
5.5  
1.0  
8.0  
–0.5  
7.0  
4.0  
4 × tCLK  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Control3 to CLK Hold Time  
tHWR  
tSAM  
tHAM  
tDRDY  
tACC  
WR(RW) to RDY(DTACK) Hold Time  
Address/Data to WR(RW) Setup Time  
Address/Data to RDY(DTACK) Hold Time  
WR(RW) to RDY(DTACK) Delay  
WR(RW) to RDY(DTACK) High Delay  
5 × tCLK  
9 × tCLK  
MODE INM Read Timing:  
tSC  
tHC  
tSAM  
tHAM  
tDRDY  
tACC  
Control3 to CLK Setup Time  
Full  
Full  
Full  
Full  
Full  
Full  
IV  
IV  
IV  
IV  
IV  
IV  
4.0  
2.0  
0.0  
7.0  
4.0  
8 × tCLK  
ns  
ns  
ns  
ns  
ns  
Control3 to CLK Hold Time  
Address to RD(DS) Setup Time  
Address to Data Hold Time  
RD(DS) to RDY(DTACK) Delay  
RD(DS) to RDY(DTACK) High Delay  
10 × tCLK 13 × tCLK  
ns  
MICROPROCESSOR PORT, MODE MNM (MODE = 1)  
MODE MNM Write Timing:  
tSC  
tHC  
Control3 to CLK Setup Time  
Full  
Full  
Full  
Full  
Full  
Full  
Full  
IV  
IV  
IV  
IV  
IV  
IV  
IV  
5.5  
1.0  
8.0  
8.0  
–0.5  
7.0  
4 × tCLK  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Control3 to CLK Hold Time  
tHDS  
tHRW  
tSAM  
tHAM  
tACC  
DS(RD) to DTACK(RDY) Hold Time  
RW(WR) to DTACK(RDY) Hold Time  
Address/Data to RW(WR) Setup Time  
Address/Data to RW(WR) Hold Time  
RW(WR) to DTACK(RDY) Low Delay  
5 × tCLK  
9 × tCLK  
MODE MNM Read Timing:  
tSC  
tHC  
tSAM  
tHAM  
tZD  
Control3 to CLK Setup Time  
Full  
Full  
Full  
Full  
Full  
Full  
IV  
IV  
IV  
IV  
IV  
IV  
4.0  
2.0  
8.0  
0.0  
7.0  
8 × tCLK  
ns  
ns  
ns  
ns  
ns  
ns  
Control3 to CLK Hold Time  
Address to DS(RD) Setup Time  
Address to Data Hold Time  
Data Three-State Delay  
tACC  
DS(RD) to DTACK(RDY) Low Delay  
10 × tCLK 13 × tCLK  
NOTES  
1All timing specifications valid over VDD range of 2.375 V to 2.675 V and VDDIO range of 3.0 V to 3.6 V.  
2CLOAD = 40 pF on all outputs unless otherwise specified.  
3Specification pertains to control signals: RW, (WR), DS, (RD), CS.  
Specifications subject to change without notice.  
–5–  
REV. B  

与AD6624ABC相关器件

型号 品牌 描述 获取价格 数据表
AD6624AS ADI Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)

获取价格

AD6624AS/PCB ADI Four-Channel, 100 MSPS Digital Receive Signal Processor (RSP)

获取价格

AD6624S/PCB ADI Four-Channel, 80 MSPS Digital Receive Signal Processor (RSP)

获取价格

AD6624XS ADI IC SPECIALTY TELECOM CIRCUIT, PQFP128, METRIC, QFP-128, Telecom IC:Other

获取价格

AD662AQ ETC 12-Bit Digital-to-Analog Converter

获取价格

AD662BQ ETC 12-Bit Digital-to-Analog Converter

获取价格