Quad, 16-/12-Bit nanoDAC+
with SPI Interface
Data Sheet
AD5686/AD5684
FEATURES
FUNCTIONAL BLOCK DIAGRAM
V
GND
V
REF
DD
High relative accuracy (INL): 2 LSB maximum @ 16 bits
Tiny package: 3 mm × 3 mm, 16-lead LFCSP
Total unadjusted error (TUE): 0.1% of FSR maximum
Offset error: 1.5 mV maximum
Gain error: 0.1% of FSR maximum
High drive capability: 20 mA, 0.5 V from supply rails
User selectable gain of 1 or 2 (GAIN pin)
Reset to zero scale or midscale (RSTSEL pin)
1.8 V logic compatibility
AD5686/AD5684
V
LOGIC
STRING
DAC A
INPUT
REGISTER
DAC
V
V
V
V
A
B
C
D
OUT
OUT
OUT
OUT
REGISTER
SCLK
SYNC
SDIN
SDO
BUFFER
BUFFER
BUFFER
BUFFER
STRING
DAC B
INPUT
REGISTER
DAC
REGISTER
STRING
DAC C
INPUT
REGISTER
DAC
REGISTER
50 MHz SPI with readback or daisy chain
Low glitch: 0.5 nV-sec
STRING
DAC D
INPUT
REGISTER
DAC
REGISTER
POWER-ON
RESET
GAIN
×1/×2
POWER-
DOWN
LOGIC
Low power: 1.8 mW at 3 V
2.7 V to 5.5 V power supply
−40°C to +105°C temperature range
LDAC RESET
RSTSEL
GAIN
Figure 1.
APPLICATIONS
Digital gain and offset adjustment
Programmable attenuators
Process control (PLC I/O cards)
Industrial automation
Data acquisition systems
GENERAL DESCRIPTION
The AD5686/AD5684, members of the nanoDAC+™ family, are
low power, quad, 16-/12-bit buffered voltage output DACs.
The devices include a gain select pin giving a full-scale output
of 2.5 V (gain = 1) or 5 V (gain = 2). All devices operate from
a single 2.7 V to 5.5 V supply, are guaranteed monotonic by
design, and exhibit less than 0.1% FSR gain error and 1.5 mV
offset error performance. The devices are available in a 3 mm
× 3 mm LFCSP and a TSSOP package.
Table 1. Quad nanoDAC+ Devices
Interface Reference 16-Bit
14-Bit
12-Bit
SPI
SPI
I2C
I2C
Internal
External
Internal
External
AD5686R
AD5686
AD5696R
AD5696
AD5685R AD5684R
AD5684
AD5695R AD5694R
AD5694
PRODUCT HIGHLIGHTS
The AD5686/AD5684 also incorporate a power-on reset circuit
and a RSTSEL pin that ensures that the DAC outputs power up
to zero scale or midscale and remain at that level until a valid
write takes place. Each part contains a per-channel power-down
feature that reduces the current consumption of the device to
4 µA at 3 V while in power-down mode.
1. High Relative Accuracy (INL).
AD5686 (16-bit): 2 LSB maximum
AD5684 (12-bit): 1 LSB maximum
2. Excellent DC Performance.
Total unadjusted error: 0.1% of FSR maximum
Offset error: 1.5 mV maximum
The AD5686/AD5684 employ a versatile SPI interface that
operates at clock rates up to 50 MHz, and all devices contain
a VLOGIC pin intended for 1.8 V/3 V/5 V logic.
Gain error: 0.1% of FSR maximum
3. Two Package Options.
3 mm × 3 mm, 16-lead LFCSP
16-lead TSSOP
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2012–2017 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com