5秒后页面跳转
AD5622WKSZ-1500RL7 PDF预览

AD5622WKSZ-1500RL7

更新时间: 2024-01-19 23:29:50
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
24页 560K
描述
2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with

AD5622WKSZ-1500RL7 数据手册

 浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第16页浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第17页浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第18页浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第20页浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第21页浏览型号AD5622WKSZ-1500RL7的Datasheet PDF文件第22页 
AD5602/AD5612/AD5622  
READ OPERATION  
prepared to transmit data by pulling SDA low. Two bytes of data  
are then read from the DAC, which are both acknowledged by  
the master as shown in Figure 45, Figure 46, and Figure 47. A  
stop condition follows.  
When reading data back from the AD5602/AD5612/AD5622,  
the user begins with a start command followed by an address  
byte (R/ = 1), after which the DAC acknowledges that it is  
W
1
9
1
9
SCL  
0
0
0
0
0
1
1
A1  
A0  
R/W  
PD1  
PD0  
D7  
D6  
D5  
D4  
D3  
D2  
SDA  
START BY  
ACK. BY  
AD5602  
ACK. BY  
MASTER  
MASTER  
FRAME 1  
FRAME 2  
SERIAL BUS ADDRESS BYTE  
MOST SIGNIFICANT DATA BYTE FROM AD5602  
1
9
SCL (CONTINUED)  
SDA (CONTINUED)  
D1  
D0  
0
0
0
0
0
0
NO ACK. BY STOP BY  
MASTER MASTER  
FRAME 3  
LEAST SIGNIFICANT DATA BYTE FROM AD5602  
Figure 45. AD5602 Read Sequence  
1
9
1
9
SCL  
0
0
1
1
A1  
A0  
R/W  
PD1  
PD0  
D9  
D8  
D7  
D6  
D5  
D4  
SDA  
START BY  
ACK. BY  
AD5612  
ACK. BY  
MASTER  
MASTER  
FRAME 1  
FRAME 2  
SERIAL BUS ADDRESS BYTE  
MOST SIGNIFICANT DATA BYTE FROM AD5612  
1
9
SCL (CONTINUED)  
SDA (CONTINUED)  
D3  
D2  
D1  
D0  
0
0
0
0
NO ACK. BY STOP BY  
MASTER MASTER  
FRAME 3  
LEAST SIGNIFICANT DATA BYTE FROM AD5612  
Figure 46. AD5612 Read Sequence  
1
9
1
9
SCL  
0
0
1
1
A1  
A0  
R/W  
PD1  
PD0  
D11  
D10  
D9  
D8  
D7  
D6  
SDA  
START BY  
ACK. BY  
AD5622  
ACK. BY  
MASTER  
MASTER  
FRAME 1  
SERIAL BUS ADDRESS BYTE  
FRAME 2  
MOST SIGNIFICANT DATA BYTE FROM AD5622  
1
9
SCL (CONTINUED)  
SDA (CONTINUED)  
D5  
D4  
D3  
D2  
D1  
D0  
0
0
NO ACK. BY STOP BY  
MASTER MASTER  
FRAME 3  
LEAST SIGNIFICANT DATA BYTE FROM AD5622  
Figure 47. AD5622 Read Sequence  
Rev. B | Page 19 of 24  
 
 
 
 

与AD5622WKSZ-1500RL7相关器件

型号 品牌 描述 获取价格 数据表
AD5622WKSZ-1REEL7 ADI 2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with

获取价格

AD5622YKSZ-1 ADI IC SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6, LEAD FREE, PLASTIC, MO-203

获取价格

AD5622YKSZ-1500RL7 ADI 2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with

获取价格

AD5622YKSZ-1REEL7 ADI 2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with

获取价格

AD5622YKSZ-2 ADI IC SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6, LEAD FREE, PLASTIC, MO-203

获取价格

AD5622YKSZ-2500RL7 ADI 2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with

获取价格