Datasheet > AD5622

AD5622

更新时间： 2022-04-23 23:00:11

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

AD5622 数据手册

AD5602/AD5612/AD5622

followed by a no acknowledge. The master must then issue a

repeated start followed by the device address. The selected

device then acknowledges its address. All devices continue to

operate in high speed mode until the master issues a stop

condition. When the stop condition is issued, the devices return

to standard/fast mode.

HIGH SPEED MODE

High speed mode communication commences after the master

addresses all devices connected to the bus with the Master

Code 00001XXX to indicate that a high speed mode transfer is

to begin. No device connected to the bus is permitted to

acknowledge the high speed master code, therefore, the code is

FAST MODE

HIGH-SPEED MODE

SCL

SDA

START BY

R/W

NACK. SR

ACK. BY

AD56x2

MASTER

HS-MODE MASTER CODE

SERIAL BUS ADDRESS BYTE

Figure 48. Placing the AD5602/AD5612/AD5622 into High Speed Mode

Rev. B | Page 20 of 24

中文翻译

下载PDF

型号	品牌	描述	获取价格	数据表
AD5622ACPZ-2-RL7	ADI	2.7 V to 5.5 V, nanoDAC® with I<sup>2</sup>C Compatible Interface, Tin	获取价格
AD5622AKSZ-2	ADI	IC SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6, LEAD FREE, PLASTIC, MO-203	获取价格
AD5622AKSZ-2500RL7	ADI	2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with	获取价格
AD5622AKSZ-2REEL7	ADI	2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with	获取价格
AD5622BKSZ-2	ADI	IC SERIAL INPUT LOADING, 6 us SETTLING TIME, 12-BIT DAC, PDSO6, LEAD FREE, PLASTIC, MO-203	获取价格
AD5622BKSZ-2500RL7	ADI	2.7 V to 5.5 V, <100 uA, 8-/10-/12-Bit nanoDACs with	获取价格