AD5601/AD5611/AD5621
Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AD5601/
AD5611/
V
1
2
6
5
4
V
OUT
DD
V
1
2
3
6
5
4
SYNC
SCLK
SDIN
OUT
AD5601/
AD5611/
AD5621
TOP VIEW
(Not to Scale)
SCLK
SDIN
GND
AD5621
GND
TOP VIEW
(Not to Scale)
SYNC
3
V
DD
NOTES:
1. CONNECT THE EXPOSED PAD TO GND.
Figure 3. 6-Lead SC70 Pin Configuration
Figure 4. 6-Lead LFCSP Pin Configuration
Table 5. Pin Function Descriptions
SC70 LFCSP
Pin No. Pin No.
Mnemonic
Description
1
4
SYNC
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input
data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling
edges of the clocks that follow. The DAC is updated following the 16th clock cycle, unless SYNC is
taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write
sequence is ignored by the DAC.
2
3
4
2
3
1
SCLK
SDIN
VDD
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
Power Supply Input. The AD5601/AD5611/AD5621 can be operated from 2.7 V to 5.5 V. VDD should be
decoupled to GND.
5
6
5
6
GND
VOUT
EP
Ground. Ground reference point for all circuitry on the AD5601/AD5611/AD5621.
Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.
Exposed Pad. Connect to GND.
Rev. G | Page 6 of 24