5秒后页面跳转
AD10465PCB PDF预览

AD10465PCB

更新时间: 2024-01-25 15:59:14
品牌 Logo 应用领域
亚德诺 - ADI 转换器
页数 文件大小 规格书
20页 2425K
描述
Dual Channel, 14-Bit, 65 MSPS A/D Converter with Analog Input Signal Conditioning

AD10465PCB 技术参数

Source Url Status Check Date:2013-05-01 14:56:08.131是否无铅:含铅
是否Rohs认证:不符合生命周期:Active
零件包装代码:QFP包装说明:QFP, LDCC68,1.0SQ
针数:68Reach Compliance Code:not_compliant
ECCN代码:3A991.C.3HTS代码:8542.39.00.01
风险等级:5.64Is Samacsys:N
最大模拟输入电压:2 V最小模拟输入电压:-2 V
转换器类型:ADC, PROPRIETARY METHODJESD-30 代码:S-CQFP-G68
长度:24.13 mm标称负供电电压:-5 V
模拟输入通道数量:3位数:14
功能数量:2端子数量:68
最高工作温度:85 °C最低工作温度:-40 °C
输出位码:2'S COMPLEMENT BINARY输出格式:PARALLEL, WORD
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:QFP
封装等效代码:LDCC68,1.0SQ封装形状:SQUARE
封装形式:FLATPACK峰值回流温度(摄氏度):220
电源:3.3,5 V认证状态:Not Qualified
采样速率:65 MHz采样并保持/跟踪并保持:TRACK
座面最大高度:4.45 mm子类别:Analog to Digital Converters
标称供电电压:5 V表面贴装:YES
技术:BIPOLAR温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:24.13 mmBase Number Matches:1

AD10465PCB 数据手册

 浏览型号AD10465PCB的Datasheet PDF文件第6页浏览型号AD10465PCB的Datasheet PDF文件第7页浏览型号AD10465PCB的Datasheet PDF文件第8页浏览型号AD10465PCB的Datasheet PDF文件第10页浏览型号AD10465PCB的Datasheet PDF文件第11页浏览型号AD10465PCB的Datasheet PDF文件第12页 
AD10465  
DV  
AV  
AV  
3
CC  
IN  
200  
100⍀  
100⍀  
CURRENT MIRROR  
2
IN  
AV  
1
TO AD8037  
IN  
DV  
CC  
V
REF  
Figure 2. Analog Input Stage  
DR OUT  
LOADS  
AV  
AV  
CC  
CC  
AV  
AV  
CC  
CC  
10k  
10k⍀  
CURRENT MIRROR  
ENCODE  
ENCODE  
10k⍀  
10k⍀  
Figure 4. Digital Output Stage  
DV  
CC  
CURRENT MIRROR  
LOADS  
Figure 3. ENCODE Inputs  
THEORY OF OPERATION  
DV  
CC  
The AD10465 is a high dynamic range 14-bit, 65 MHz pipeline  
delay (three pipelines) analog-to-digital converter. The custom  
analog input section maintains the same input ranges (1 V p-p,  
2 V p-p, and 4 V p-p) and input impedance (100 , 200 , and  
400 ) as the AD10242.  
V
REF  
D0D13  
100⍀  
The AD10465 employs four monolithic ADI components per  
channel (AD8037, AD8138, AD8031, and AD6644), along with  
multiple passive resistor networks and decoupling capacitors to  
fully integrate a complete 14-bit analog-to-digital converter.  
CURRENT MIRROR  
The input signal is passed through a precision laser-trimmed  
resistor divider allowing the user to externally select operation  
with a full-scale signal of 0.5 V, 1.0 V or 2.0 V by choosing  
the proper input terminal for the application.  
The AD10465 analog input includes an AD8037 amplifier  
featuring an innovative architecture that maximizes the dynamic  
range capability on the amplifiers inputs and outputs. The AD8037  
amplifier provides a high input impedance and gain for driving  
the AD8138 in a single-ended to differential amplifier configu-  
ration. The AD8138 has a –3 dB bandwidth at 300 MHz and  
delivers a differential signal with the lowest harmonic distortion  
available in a differential amplifier. The AD8138 differential  
outputs help balance the differential inputs to the AD6644,  
maximizing the performance of the ADC.  
The AD8031 provides the buffer for the internal reference of  
the AD6644. The internal reference voltage of the AD6644 is  
designed to track the offsets and drifts of the ADC and is used  
to ensure matching over an extended temperature range of  
operation. The reference voltage is connected to the output  
common mode input on the AD8138. The AD6644 reference  
voltage sets the output common-mode on the AD8138 at 2.4 V,  
which is the midsupply level for the AD6644.  
Figure 5. Digital Output Stage  
TH1. The high state of the ENCODE pulse places TH1 in hold  
mode. The held value of TH1 is applied to the input of a 5-bit  
coarse ADC1. The digital output of ADC1 drives 14 bits of  
precision which is achieved through laser trimming. The output  
of DAC1 is subtracted from the delayed analog signal at the  
input of TH3 to generate a first residue signal. TH2 provides an  
analog pipeline delay to compensate for the digital delay of ADC1.  
The first residue signal is applied to a second conversion stage  
consisting of a 5-bit ADC2, 5-bit DAC2, and pipeline TH4.  
The second DAC requires 10 bits of precision which is met by  
the process with no trim. The input to TH5 is a second residue  
signal generated by subtracting the quantized output of DAC2  
from the first residue signal held by TH4. TH5 drives a final  
6-bit ADC3.  
The digital outputs from ADC1, ADC2, and ADC3 are added  
together and corrected in the digital error correction logic to  
generate the final output data. The result is a 14-bit parallel  
digital CMOS-compatible word, coded as two’s complement.  
USING THE FLEXIBLE INPUT  
The AD6644 has complementary analog input pins, AIN and AIN.  
Each analog input is centered at 2.4 V and should swing 0.55 V  
around this reference. Since AIN and AIN are 180 degrees out  
of phase, the differential analog input signal is 2.2 V peak-to-peak.  
Both analog inputs are buffered prior to the first track-and-hold,  
The AD10465 has been designed with the user’s ease of opera-  
tion in mind. Multiple input configurations have been included  
on board to allow the user a choice of input signal levels and  
input impedance. While the standard inputs are 0.5 V, 1.0 V  
and 2.0 V, the user can select the input impedance of the  
REV. 0  
–9–  

与AD10465PCB相关器件

型号 品牌 描述 获取价格 数据表
AD104812FS MPD AD1048FS Series

获取价格

AD104824FS MPD AD1048FS Series

获取价格

AD1048-24FS MPD Very Low Cost, 36 - 48W DIN Rail Mount Single Output AC/DC Power Supplies

获取价格

AD104848FS MPD AD1048FS Series

获取价格

AD1048-48FS MPD Very Low Cost, 36 - 48W DIN Rail Mount Single Output AC/DC Power Supplies

获取价格

AD1048F_14 MPD AD1048FS Series

获取价格