Datasheet > ACS110

ACS110

更新时间： 2022-01-20 00:36:00

品牌	Logo	应用领域
其他 - ETC		开关
页数	文件大小	规格书
10页	119K
描述
AC LINE SWITCH

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ACS110 数据手册

ACS110-7SN/SB2

Fig. 4: Relative variation of gate trigger current,

holding current and latching versus junction

temperature (typical values).

Fig. 5: Relative variation of static dV/dt versus

junction temperature.

dV/dt [T ] / dV/dt [T = 125°C]

, I , I [T ] / I , I , I [T = 25°C]

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

V_OUT=460V

I_GT

I_L& I_H

T (°C)

100

125

-40 -30 -20 -10

10 20 30 40 50 60 70 80 90 100 110 120 130

Fig. 6: Relative variation of critical rate of de-

crease of main current versus reapplied dV/dt

(typical values).

Fig. 7: Relative variation of critical rate of decrease

of main current versus junction temperature.

(dI/dt) [(dV/dt) ] / Specified (dI/dt)

(dI/dt) [Tj] / (dI/dt) [T = 125°C]

c c j

5.0

4.5

4.0

3.5

3.0

2.5

2.0

1.5

1.0

0.5

0.0

V_OUT=400V

(dV/dt) (V/µs)

T (°C)

100

125

Fig. 9: Non repetitive surge peak on-state current

for a sinusoidal pulse with width tp < 10ms, and

corresponding value of I²t.

Fig. 8: Surge peak on-state current versus number

of cycles.

(A), I²t (A²s)

TSM

(A)

TSM

100.0

10.0

1.0

T_jinitial=25°C

t=20ms

I_TSM

Non repetitive

T_jinitial=25°C

Repetitive

T_ab=105°C

I²t

t (ms)

Number of cycles

0.1

100

1000

0.01

0.10

1.00

10.00

7/10

1...4 5 678 9 10

下载PDF

与ACS110相关器件

型号	品牌	描述	获取价格	数据表
ACS110-7SB2	STMICROELECTRONICS	AC LINE SWITCH	获取价格
ACS110-7SN	STMICROELECTRONICS	AC LINE SWITCH	获取价格
ACS112D	INTERSIL	Radiation Hardened Dual J-K Flip-Flop	获取价格
ACS112D/SAMPLE	RENESAS	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, SIDE	获取价格
ACS112D/SAMPLE-02	RENESAS	AC SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, SIDE	获取价格
ACS112HMSR	INTERSIL	Radiation Hardened Dual J-K Flip-Flop	获取价格