A6818KEPTR

更新时间： 2024-11-21 03:16:59

品牌	Logo	应用领域
急速微 - ALLEGRO		驱动器输入元件
页数	文件大小	规格书
7页	120K
描述
DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A6818KEPTR 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	LPCC	包装说明：	PLASTIC, MS-018AC, LCC-44
针数：	44	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.89	其他特性：	CAN ALSO OPERATE WITH 5V LOGIC SUPPLY
数据输入模式：	SERIAL	显示模式：	DOT MATRIX
输入特性：	STANDARD	接口集成电路类型：	VACUUM FLUORESCENT DISPLAY DRIVER
JESD-30 代码：	S-PQCC-J44	JESD-609代码：	e0
长度：	16.59 mm	复用显示功能：	NO
功能数量：	1	区段数：	32
端子数量：	44	最高工作温度：	125 °C
最低工作温度：	-40 °C	输出特性：	OPEN-EMITTER
输出极性：	TRUE	封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCJ	封装等效代码：	LDCC44,.7SQ
封装形状：	SQUARE	封装形式：	CHIP CARRIER
峰值回流温度（摄氏度）：	240	电源：	3.3/5,60 V
认证状态：	Not Qualified	座面最大高度：	4.57 mm
子类别：	Display Drivers	最大压摆率：	9 mA
标称供电电压：	3.3 V	电源电压1-Nom：	60 V
表面贴装：	YES	技术：	CMOS
温度等级：	AUTOMOTIVE	端子面层：	Tin/Lead (Sn/Pb)
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	30
宽度：	16.59 mm	最小 fmax：	10 MHz
Base Number Matches：	1

A6818KEPTR 数据手册

6818

DABiC-IV, 32-BIT SERIAL-INPUT,

LATCHED SOURCE DRIVER

The A6818– devices combine a 32-bit CMOS shift register, accompanying

data latches and control circuitry with bipolar sourcing outputs and pnp active pull

downs. Designed primarily to drive vacuum-fluorescent displays, the 60 V and -

40 mA output ratings also allow these devices to be used in many other peripheral

power driver applications. The A6818– features an increased data input rate

(compared with the older UCN/UCQ5818–F) and a controlled output slew rate.

The CMOS shift register and latches allow direct interfacing with micro-

processor-based systems. With a 3.3 V or 5 V logic supply, typical serial-data

input rates are up to 33 MHz.

A CMOS serial data output permits cascade connections in applications

requiring additional drive lines. Similar devices are available as the A6810–

(10 bits) and A6812– (20 bits).

The A6818– output source drivers are npn Darlingtons, capable of

sourcing up to 40 mA. The controlled output slew rate reduces electromag-

netic noise, which is an important consideration in systems that include

telecommunications and/or microprocessors and to meet government emis-

sions regulations. For inter-digit blanking, all output drivers can be disabled

and all sink drivers turned on with a BLANKING input high. The pnp active

pull-downs will sink at least 2.5 mA.

A6818xEP

Three temperature ranges are available for optimum performance in

commercial (suffix S-), industrial (E-), and extended industrial (K-) applica-

tions. The package style provided is the minimum-area surface-mount PLCC

(suffix -EP). Copper lead frames, low logic-power dissipation, and low

output-saturation voltages allow these devices to drive most multiplexed

vacuum-fluorescent displays over the maximum operating temperature range.

The lead (Pb) free versions have 100% matte tin leadframe plating.

FEATURES

■ Controlled Output Slew Rate

■ 60 V Minimum

ABSOLUTE MAXIMUM RATINGS

■ High-Speed Data Storage

■ High Data Input Rate

■ Low Output-Saturation Voltages

■ Improved Replacements

for SN75518N, SN75518NF,

UCN5818–, and UCQ5818–

at T_A= 25°C

Logic Supply Voltage, V_DD.................. 7.0 V

Driver Supply Voltage, V_BB................... 60 V

Continuous Output Current Range,

I_OUT......................... -40 mA to +15 mA

Input Voltage Range,

Output Breakdown

■ PNP Active Pull-Downs

■ Low-Power CMOS Logic

and Latches

Always order by complete part number:

V_IN....................... -0.3 V to V_DD+ 0.3 V

Package Power Dissipation,

Part Number

Pb-free

Packing

Ambient Temperature, T_A

(°C)

P_D........................................ See Graph

Operating Temperature Range, T_A

(Suffix ‘E–’) .................. -40°C to +85°C

(Suffix ‘K–’) ................ -40°C to +125°C

(Suffix ‘S–’) .................. -20°C to +85°C

Storage Temperature Range,

A6818EEP

–

Yes

–

Yes

–

Yes

–

Yes

–

Yes

–

27 pieces/tube

A6818EEP-T

A6818EEPTR

A6818EEPTR-T

A6818KEP

A6818KEP-T

A6818KEPTR

A6818KEPTR-T

A6818SEP

–40 to 85

–40 to 125

–20 to 85

450 pieces/13-in. reel

27 pieces/tube

T_S............................... -55°C to +125°C

450 pieces/13-in. reel

27 pieces/tube

Caution: These CMOS devices have input

static protection (Class 2) but are still

susceptible to damage if exposed to

extremely high static electrical charges.

A6818SEP-T

A6818SEPTR

A6818SEPTR-T

450 pieces/13-in. reel

Yes

12 3 4 5 6 7

中文翻译

下载PDF

与A6818KEPTR相关器件

型号	品牌	获取价格	描述	数据表
A6818KEPTR-T	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6818SA	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6818SEP	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6818SEP-T	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6818SEPTR	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A6818SEPTR-T	ALLEGRO	获取价格	DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER
A681J15C0GF5TAA	VISHAY	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00068u
A681J15C0GF5UAA	VISHAY	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00068u
A681J15C0GH5TAA	VISHAY	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00068
A681J15C0GH5UAA	VISHAY	获取价格	Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00068

与A6818KEPTR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

A6818KEPTR

A6818KEPTR 技术参数

A6818KEPTR 数据手册

与A6818KEPTR相关器件

与A6818KEPTR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A6818KEPTR

A6818KEPTR 技术参数

A6818KEPTR 数据手册

与A6818KEPTR相关器件

与A6818KEPTR相关文章

您还可以找

您在本页遇到什么问题？