5秒后页面跳转
A6801SLWTR-T PDF预览

A6801SLWTR-T

更新时间: 2024-02-28 22:59:12
品牌 Logo 应用领域
急速微 - ALLEGRO 驱动器
页数 文件大小 规格书
12页 435K
描述
Latch Based Peripheral Driver, 1 Driver, BICMOS, PDSO24, LEAD FREE, MS-013AD, SOIC-24

A6801SLWTR-T 技术参数

生命周期:ActiveReach Compliance Code:compliant
ECCN代码:EAR99风险等级:5.59
应用:GENERAL PURPOSE高度:5.59 mm
绝缘电压:1500 V长度:12.7 mm
安装特点:SURFACE MOUNT功能数量:2
最高工作温度:70 °C最低工作温度:
包装方法:TAPE & REEL物理尺寸:L12.7XB7.49XH5.59 (mm)
初级电感:5.5 µH最大脉冲上升时间:0.35 ns
表面贴装:YES变压器类型:DATACOM TRANSFORMER
匝数比 (Np:Ns):1CT:1CT宽度:7.49 mm
Base Number Matches:1

A6801SLWTR-T 数据手册

 浏览型号A6801SLWTR-T的Datasheet PDF文件第1页浏览型号A6801SLWTR-T的Datasheet PDF文件第2页浏览型号A6801SLWTR-T的Datasheet PDF文件第3页浏览型号A6801SLWTR-T的Datasheet PDF文件第5页浏览型号A6801SLWTR-T的Datasheet PDF文件第6页浏览型号A6801SLWTR-T的Datasheet PDF文件第7页 
A6800/A6801  
DABiC-5 Latched Sink Drivers  
Timing Requirements and Specications  
(Logic Levels are VDD and Ground)  
CLEAR  
H
STROBE  
A
C
G
B
B
C
C
I
A
B
OUTPUT  
ENABLE  
IN  
N
E
E
D
F
G
OUT  
N
Key  
A
Description  
Time (ns)  
25  
Minimum data active time before Strobe enabled (Data Set-Up Time)  
Minimum data active time after Strobe disabled (Data Hold Time)  
Minimum Strobe pulse width  
B
25  
C
D
E
50  
Maximum time between Strobe activation and transition from output on to output off*  
Minimum time between Strobe activation and transition from output off to output on*  
500  
500  
500  
500  
50  
F
Maximum time between Output Enable activation and transition from output on to output off*  
Minimum time between Output Enable activation and transition from output off to output on*  
Minimum Clear pulse width  
G
H
I
Minimum data pulse width  
100  
*Conditions for output transition testing are: VDD = 50 V, VCC = 5 V, R1 = 500 , C1 30 pF.  
NOTE: Information present at an input is transferred  
to its latch when the STROBE is high. A high CLEAR  
input will set all latches to the output off condition  
regardless of the data or STROBE input levels. A high  
OUTPUT ENABLE will set all outputs to the off con-  
tdition, regardless of any other input conditions. When  
the OUTPUT ENABLE is low, the outputs depend on  
the state of their respective latches.  
4
www.allegromicro.com  
115 Northeast Cutoff, Box 15036  
Worcester, Massachusetts 01615-0036 (508) 853-5000  

与A6801SLWTR-T相关器件

型号 品牌 描述 获取价格 数据表
A6802 PULSE GIGABIT DUAL TRANSFORMERS For Use with 150 W Twinax Cable

获取价格

A6805 EPCOS AC Film Capacitors Lighting

获取价格

A6809 ALLEGRO DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS

获取价格

A6809ELW ALLEGRO DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS

获取价格

A6809ELWTR ALLEGRO Vacuum Fluorescent Driver, 10-Segment, CMOS, PDSO18, SOIC-20

获取价格

A6809SLW ALLEGRO DABiC-IV, 10-BIT SERIAL-INPUT, LATCHED SOURCE DRIVERS

获取价格