5秒后页面跳转
A43L4608AV-75F PDF预览

A43L4608AV-75F

更新时间: 2024-01-31 03:09:24
品牌 Logo 应用领域
联笙电子 - AMICC 动态存储器
页数 文件大小 规格书
40页 591K
描述
DRAM

A43L4608AV-75F 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

A43L4608AV-75F 数据手册

 浏览型号A43L4608AV-75F的Datasheet PDF文件第5页浏览型号A43L4608AV-75F的Datasheet PDF文件第6页浏览型号A43L4608AV-75F的Datasheet PDF文件第7页浏览型号A43L4608AV-75F的Datasheet PDF文件第9页浏览型号A43L4608AV-75F的Datasheet PDF文件第10页浏览型号A43L4608AV-75F的Datasheet PDF文件第11页 
A43L3616A/A43L4608A  
AC Operating Test Conditions  
(VDD = 3.3V ±0.3V, TA = 0°C to +70°C or -40ºC to +85ºC for -U)  
Parameter  
Value  
AC input levels  
VIH/VIL = 2.4V/0.4V  
1.4V  
Input timing measurement reference level  
Input rise and all time (See note3)  
Output timing measurement reference level  
Output load condition  
tr/tf = 1ns/1ns  
1.4V  
See Fig.2  
3.3V  
VOH(DC) = 2.4V, IOH = -2mA  
VOL(DC) = 0.4V, IOL = 2mA  
VTT =1.4V  
1200Ω  
50Ω  
Output  
ZO=50Ω  
OUTPUT  
50pF  
870Ω  
50pF  
(Fig. 2) AC Output Load Circuit  
(Fig. 1) DC Output Load Circuit  
AC Characteristics  
(AC operating conditions unless otherwise noted)  
-6  
-7  
-75  
CAS  
Latency  
Symbol  
tCC  
Parameter  
Unit  
ns  
Note  
1
Min  
6
Max  
Min  
7
Max  
Min  
7.5  
10  
Max  
3
2
3
2
3
2
CLK cycle time  
1000  
1000  
1000  
10  
10  
5.4  
5.4  
5.4  
5.4  
5.4  
6
CLK to valid  
Output delay  
tSAC  
-
-
-
ns  
1,2  
2
2.5  
3
3
3
3
3
tOH  
Output data hold time  
-
-
-
ns  
tCH  
tCL  
CLK high pulse width  
CLK low pulse width  
Input setup time  
2.5  
2.5  
1.5  
1
-
2.5  
2.5  
1.5  
1
-
2.5  
2.5  
1.5  
1
-
-
ns  
ns  
ns  
ns  
ns  
3
3
3
3
2
-
-
-
-
2, 3  
tSS  
-
tSH  
tSLZ  
Input hold time  
-
-
-
CLK to output in Low-Z  
1
-
1
-
1
-
3
2
5.4  
5.4  
5.4  
5.4  
5.4  
6
tSHZ  
CLK to output In Hi-Z  
-
-
-
ns  
-
*All AC parameters are measured from half to half.  
Note : 1. Parameters depend on programmed CAS latency.  
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.  
3. Assumed input rise and fall time (tr & tf) = 1ns.  
If tr & tf is longer than 1ns, transient time compensation should be considered,  
i.e., [(tr + tf)/2-1]ns should be added to the parameter.  
PRELIMINARY (May, 2008, Version 0.3)  
7
AMIC Technology, Corp.  

与A43L4608AV-75F相关器件

型号 品牌 描述 获取价格 数据表
A43L4608AV-75UF AMICC DRAM

获取价格

A43L4608AV-7F AMICC DRAM

获取价格

A43L4608AV-7UF AMICC DRAM

获取价格

A43L4616 AMICC 4M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L4616AV-6F AMICC DRAM

获取价格

A43L4616AV-6UF AMICC DRAM

获取价格