5秒后页面跳转
A43L4608AV-75F PDF预览

A43L4608AV-75F

更新时间: 2024-02-20 22:51:51
品牌 Logo 应用领域
联笙电子 - AMICC 动态存储器
页数 文件大小 规格书
40页 591K
描述
DRAM

A43L4608AV-75F 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

A43L4608AV-75F 数据手册

 浏览型号A43L4608AV-75F的Datasheet PDF文件第2页浏览型号A43L4608AV-75F的Datasheet PDF文件第3页浏览型号A43L4608AV-75F的Datasheet PDF文件第4页浏览型号A43L4608AV-75F的Datasheet PDF文件第6页浏览型号A43L4608AV-75F的Datasheet PDF文件第7页浏览型号A43L4608AV-75F的Datasheet PDF文件第8页 
A43L3616A/A43L4608A  
Pin Descriptions  
Symbol  
Name  
Description  
CLK  
CS  
System Clock  
Chip Select  
Active on the positive going edge to sample all inputs.  
Disables or Enables device operation by masking or enabling all inputs except CLK,  
CKE and L(U)DQM  
Masks system clock to freeze operation from the next clock cycle.  
CKE should be enabled at least one clock + tss prior to new command.  
Disable input buffers for power down in standby.  
CKE  
Clock Enable  
Row / Column addresses are multiplexed on the same pins.  
Row address : RA0~RA11, Column address: CA0~CA8 (x16) or CA0~CA9 (x8)  
Selects bank to be activated during row address latch time.  
Selects band for read/write during column address latch time.  
A0~A11  
Address  
BA0, BA1  
Bank Select Address  
Row Address Strobe  
Latches row addresses on the positive going edge of the CLK with RAS low.  
Enables row access & precharge.  
RAS  
Latches column addresses on the positive going edge of the CLK with CAS low.  
Enables column access.  
Column Address  
Strobe  
CAS  
WE  
Write Enable  
Enables write operation and Row precharge.  
Makes data output Hi-Z, tSHZ after the clock and masks the output.  
Blocks data input when L(U)DQM active.  
DQM,  
Data Input/Output  
Mask  
DQM corresponds to DQ0 ~ DQ7 (A43L4608A).  
L(U)DQM  
LDQM corresponds to DQ0 ~ DQ7, UDQM corresponds to DQ8 ~ DQ15 (A43L3616A)  
Data inputs/outputs are multiplexed on the same pins.  
DQ0-15  
Data Input/Output  
Power  
Supply/Ground  
VDD/VSS  
Power Supply: +3.3V±0.3V/Ground  
Data Output  
Power/Ground  
VDDQ/VSSQ  
NC/RFU  
Provide isolated Power/Ground to DQs for improved noise immunity.  
No Connection  
PRELIMINARY (May, 2008, Version 0.3)  
4
AMIC Technology, Corp.  

与A43L4608AV-75F相关器件

型号 品牌 描述 获取价格 数据表
A43L4608AV-75UF AMICC DRAM

获取价格

A43L4608AV-7F AMICC DRAM

获取价格

A43L4608AV-7UF AMICC DRAM

获取价格

A43L4616 AMICC 4M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L4616AV-6F AMICC DRAM

获取价格

A43L4616AV-6UF AMICC DRAM

获取价格