5秒后页面跳转
A43L2616V-6V PDF预览

A43L2616V-6V

更新时间: 2024-02-17 17:24:09
品牌 Logo 应用领域
联笙电子 - AMICC 存储内存集成电路光电二极管动态存储器时钟
页数 文件大小 规格书
41页 1054K
描述
1M X 16 Bit X 4 Banks Synchronous DRAM

A43L2616V-6V 技术参数

是否Rohs认证: 符合生命周期:Contact Manufacturer
包装说明:TSOP2, TSOP54,.46,32Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.02
风险等级:5.48访问模式:FOUR BANK PAGE BURST
最长访问时间:5 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):166 MHzI/O 类型:COMMON
交错的突发长度:1,2,4,8JESD-30 代码:R-PDSO-G54
长度:22.22 mm内存密度:67108864 bit
内存集成电路类型:SYNCHRONOUS DRAM内存宽度:16
功能数量:1端口数量:1
端子数量:54字数:4194304 words
字数代码:4000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:4MX16输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:TSOP2
封装等效代码:TSOP54,.46,32封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V认证状态:Not Qualified
刷新周期:4096座面最大高度:1.2 mm
自我刷新:YES连续突发长度:1,2,4,8,FP
最大待机电流:0.001 A子类别:DRAMs
最大压摆率:0.13 mA最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.8 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10.16 mm
Base Number Matches:1

A43L2616V-6V 数据手册

 浏览型号A43L2616V-6V的Datasheet PDF文件第6页浏览型号A43L2616V-6V的Datasheet PDF文件第7页浏览型号A43L2616V-6V的Datasheet PDF文件第8页浏览型号A43L2616V-6V的Datasheet PDF文件第10页浏览型号A43L2616V-6V的Datasheet PDF文件第11页浏览型号A43L2616V-6V的Datasheet PDF文件第12页 
A43L2616  
Simplified Truth Table  
Command  
CKEn-1 CKEn CS RAS  
DQM BS0 A10 A9~A0, Notes  
CAS  
L
WE  
L
BS1 /AP  
A11  
Register  
Mode Register Set  
Auto Refresh  
1,2  
H
H
X
L
L
X
X
OP CODE  
3
3
3
Refresh  
H
L
L
L
L
L
H
H
X
Entry  
Self  
H
H
Refresh  
Exit  
L
H
X
X
X
X
H
L
X
L
X
H
X
H
3
4
Bank Active & Row Addr.  
H
V
V
Row Addr.  
Read &  
Column Addr.  
Auto Precharge Disable  
Auto Precharge Enable  
Auto Precharge Disable  
Auto Precharge Enable  
L
Column  
Addr.  
4
H
X
L
H
L
H
X
H
L
4,5  
4
Write &  
Column  
Addr.  
H
H
X
X
L
L
H
H
L
L
L
X
X
V
Column Addr.  
H
4,5  
Burst Stop  
Precharge  
H
X
Bank Selection  
Both Banks  
V
X
L
H
X
L
L
H
L
X
X
H
L
H
X
L
H
X
X
H
X
V
X
X
H
X
H
X
X
H
X
V
X
H
X
X
H
X
V
X
Entry  
H
L
L
H
L
X
X
X
Clock Suspend or  
Active Power Down  
X
X
Exit  
Entry  
H
H
L
Precharge Power Down Mode  
Exit  
L
H
H
H
X
X
V
X
H
DQM  
X
X
6
L
H
X
H
X
No Operation Command  
H
(V = Valid, X = Don’t Care, H = Logic High, L = Logic Low)  
Note : 1. OP Code: Operand Code  
A0~A11, BS0, BS1: Program keys. (@MRS)  
2. MRS can be issued only at both banks precharge state.  
A new command can be issued after 2 clock cycle of MRS.  
3. Auto refresh functions as same as CBR refresh of DRAM.  
The automatical precharge without Row precharge command is meant by “Auto”.  
Auto/Self refresh can be issued only at both precharge state.  
4. BS0, BS1 : Bank select address.  
If both BS1 and BS0 are “Low” at read, write, row active and precharge, bank A is selected.  
If both BS1 is “Low” and BS0 is “High” at read, write, row active and precharge, bank B is selected.  
If both BS1 is “High” and BS0 is “Low” at read, write, row active and precharge, bank C is selected.  
If both BS1 and BS0 are “High” at read, write, row active and precharge, bank D is selected.  
If A10/AP is “High” at row precharge, BS1 and BS0 is ignored and all banks are selected.  
5. During burst read or write with auto precharge, new read write command cannot be issued.  
Another bank read write command can be issued at every burst length.  
6. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0) but  
masks the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2)  
(September, 2004, Version 3.1)  
8
AMIC Technology, Corp.  

与A43L2616V-6V相关器件

型号 品牌 描述 获取价格 数据表
A43L2616V-6VF AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-7 AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-75I AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-7F AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-7V AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格

A43L2616V-7VF AMICC 1M X 16 Bit X 4 Banks Synchronous DRAM

获取价格