Datasheet > A43L1616V

A43L1616V

更新时间： 2022-11-29 03:15:21

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
44页	1269K
描述
1M X 16 Bit X 2 Banks Synchronous DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43L1616V 数据手册

A43L1616

Operating AC Parameter

(AC operating conditions unless otherwise noted)

Version

Symbol

Parameter

Unit

Note

-6

-7

tRRD(min)

tRCD(min)

Row active to row active delay

RAS to

delay

CAS

tRP(min)

tRAS(min)

tRAS(max)

tRC(min)

Row precharge time

Row active time

µs

100

Row cycle time

tCDL(min)

tRDL(min)

tBDL(min)

tCCD(min)

Last data in new col. Address delay

Last data in row precharge

CLK

Last data in to burst stop

Col. Address to col. Address delay

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and

then rounding off to the next higher integer.

2. Minimum delay is required to complete write.

PRELIMINARY (August, 2005, Version 0.0)

AMIC Technology, Corp.

1...5 6 789 10 11...44

下载PDF

与A43L1616V相关器件

型号	品牌	描述	获取价格	数据表
A43L1616V-6F	AMICC	1M X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L1616V-6UF	AMICC	1M X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L1616V-75I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L1616V-7F	AMICC	1M X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L1616V-7I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L1616V-7UF	AMICC	1M X 16 Bit X 2 Banks Synchronous DRAM	获取价格