A29800 Series
1024K X 8 Bit / 512K X 16 Bit CMOS 5.0 Volt-only,
Boot Sector Flash Memory
Preliminary
Features
nTypical 100,000 program/erase cycles per sector
n20-year data retention at 125°C
n5.0V ± 10% for read and write operations
nAccess times:
- 55/70/90 (max.)
nCurrent:
- Reliable operation for the life of the system
nCompatible with JEDEC-standards
- 28mA read current (word mode)
- Pinout and software compatible with single-power-
- 20 mA typical active read current (byte mode)
- 30 mA typical program/erase current
- 1 mA typical CMOS standby
supply Flash memory standard
- Superior inadvertent write protection
n
Polling and toggle bits
Data
nFlexible sector architecture
- Provides a software method of detecting completion
of program or erase operations
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX15 sectors
- 8 Kword/ 4 KwordX2/ 16 Kword/ 32 KwordX15 sectors
- Any combination of sectors can be erased
- Supports full chip erase
nErase Suspend/Erase Resume
- Suspends a sector erase operation to read data from,
or program data to, a non-erasing sector, then
resumes the erase operation
- Sector protection:
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector
nHardware reset pin (
)
RESET
- Hardware method to reset the device to reading array
data
nPackage options
- 44-pin SOP or 48-pin TSOP (I)
nTop or bottom boot block configurations available
nEmbedded Erase Algorithms
- Embedded Erase algorithm will automatically erase
the entire chip or any combination of designated
sectors and verify the erased sectors
- Embedded Program algorithm automatically writes
and verifies bytes at specified addresses
contention the device has separate chip enable (
), write
CE
General Description
enable (
) and output enable (
) controls.
OE
WE
The A29800 is a 5.0 volt only Flash memory organized as
1048,576 bytes of 8 bits or 524,288 words of 16 bits each. The
The device requires only a single 5.0 volt power supply for both
read and write functions. Internally generated and regulated
voltages are provided for the program and erase operations.
The A29800 is entirely software command set compatible with
the JEDEC single-power-supply Flash standard. Commands are
written to the command register using standard microprocessor
write timings. Register contents serve as input to an internal
state-machine that controls the erase and programming circuitry.
Write cycles also internally latch addresses and data needed for
the programming and erase operations. Reading data out of the
device is similar to reading from other Flash or EPROM devices.
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase command
sequence. This initiates the Embedded Erase algorithm - an
internal algorithm that automatically preprograms the array (if it
is not already programmed) before executing the erase
operation.
A29800 offers the
function. The 1024 Kbytes of data
RESET
are further divided into nineteen sectors for flexible sector erase
capability. The 8 bits of data appear on I/O0 - I/O7 while the
addresses are input on A1 to A18; the 16 bits of data appear on
I/O0~I/O15. The A29800 is offered in 44-pin SOP and 48-Pin
TSOP packages. This device is designed to be programmed in-
system with the standard system 5.0 volt VCC supply. Additional
12.0 volt VPP is not required for in-system write or erase
operations. However, the A29800 can also be programmed in
standard EPROM programmers.
The A29800 has the first toggle bit, I/O6, which indicates whether
an Embedded Program or Erase is in progress, or it is in the
Erase Suspend. Besides the I/O6 toggle bit, the A29800 has a
second toggle bit, I/O2, to indicate whether the addressed sector
is being selected for erase. The A29800 also offers the ability to
program in the Erase Suspend mode. The standard A29800
offers access times of 55, 70 and 90 ns, allowing high-speed
microprocessors to operate without wait states. To eliminate bus
PRELIMINARY
(May, 2001, Version 0.0)
1
AMIC Technology, Inc.
5秒后页面跳转
全球首块英伟达H200交付 黄仁勋“送货上门”
常用8脚开关电源芯片型号大全
74HC04芯片引脚图及功能、应用电路图讲解
CR6842芯片参数、引脚配置、应用电路图详解
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
