5秒后页面跳转
A29010-70 PDF预览

A29010-70

更新时间: 2024-01-09 17:15:33
品牌 Logo 应用领域
联笙电子 - AMICC /
页数 文件大小 规格书
30页 289K
描述
128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

A29010-70 数据手册

 浏览型号A29010-70的Datasheet PDF文件第21页浏览型号A29010-70的Datasheet PDF文件第22页浏览型号A29010-70的Datasheet PDF文件第23页浏览型号A29010-70的Datasheet PDF文件第25页浏览型号A29010-70的Datasheet PDF文件第26页浏览型号A29010-70的Datasheet PDF文件第27页 
A29010 Series  
Timing Waveforms for Alternate  
Controlled Write Operation  
CE  
PA for program  
SA for sector erase  
555 for chip erase  
555 for program  
2AA for erase  
Data Polling  
PA  
Addresses  
tWC  
tAS  
tAH  
tWH  
WE  
tGHEL  
OE  
tWHWH1 or 2  
tCP  
tBUSY  
tCPH  
tDH  
CE  
tWS  
tDS  
Data  
DOUT  
I/O7  
tRH  
A0 for program  
55 for erase  
PD for program  
30 for sector erase  
10 for chip erase  
Note :  
1. PA = Program Address, PD = Program Data, SA = Sector Address, I/O7 = Complement of Data Input, DOUT = Array Data.  
2. Figure indicates the last two bus cycles of the command sequence.  
Erase and Programming Performance  
Parameter  
Sector Erase Time  
Typ. (Note 1)  
Max. (Note 2)  
Unit  
sec  
sec  
ms  
Comments  
1
8
8
Excludes 00h programming  
prior to erasure (Note 4)  
Chip Erase Time  
64  
Byte Programming Time  
Chip Programming Time (Note 3)  
35  
3.6  
300  
10.8  
Excludes system-level  
overhead (Note 5)  
sec  
Notes:  
1. Typical program and erase times assume the following conditions: 25°C, 5.0V VCC, 100,000 cycles. Additionally,  
programming typically assumes checkerboard pattern.  
2. Under worst case conditions of 90°C, VCC = 4.5V (4.75V for -55), 100,000 cycles.  
3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes  
program faster than the maximum byte program time listed. If the maximum byte program time given is exceeded, only  
then does the device set I/O5 = 1. See the section on I/O5 for further information.  
4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.  
5. System-level overhead is the time required to execute the four-bus-cycle command sequence for programming. See  
Table 4 for further information on command definitions.  
6. The device has a guaranteed minimum erase and program cycle endurance of 100,000 cycles.  
PRELIMINARY  
(August, 2001, Version 0.3)  
24  
AMIC Technology, Inc.  

与A29010-70相关器件

型号 品牌 获取价格 描述 数据表
A29010-70F AMICC

获取价格

暂无描述
A29010-90 AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010-90F AMICC

获取价格

Flash, 128KX8, 90ns, PDIP32, LEAD FREE, PLASTIC, DIP-32
A29010A-55F AMICC

获取价格

Flash, 128KX8, 55ns, PDIP32, DIP-32
A29010A-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PDIP32, DIP-32
A29010AL-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PQCC32, LCC-32
A29010AV-55UF AMICC

获取价格

Flash, 128KX8, 55ns, PDSO32, TSOP1-32
A29010B AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010B-55F AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29010B-55UF AMICC

获取价格

128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory