5秒后页面跳转
A25S16M8VR-X PDF预览

A25S16M8VR-X

更新时间: 2022-02-26 12:26:39
品牌 Logo 应用领域
创瑞 - AITSEMI /
页数 文件大小 规格书
52页 2819K
描述
MEMORY 16M BIT SPI NOR FLASH

A25S16M8VR-X 数据手册

 浏览型号A25S16M8VR-X的Datasheet PDF文件第43页浏览型号A25S16M8VR-X的Datasheet PDF文件第44页浏览型号A25S16M8VR-X的Datasheet PDF文件第45页浏览型号A25S16M8VR-X的Datasheet PDF文件第47页浏览型号A25S16M8VR-X的Datasheet PDF文件第48页浏览型号A25S16M8VR-X的Datasheet PDF文件第49页 
A25S16  
MEMORY  
AiT Semiconductor Inc.  
www.ait-ic.com  
16M BIT SPI NOR FLASH  
3.  
32KB Block Erase (52H)  
The 32KB Block Erase instruction is for erasing the all data of the chosen block. A Write Enable instruction  
must previously have been executed to set the Write Enable Latch bit. The 32KB Block Erase instruction is  
entered by driving /CS low, followed by the instruction code, and 3-byte address on SI. Any address inside the  
block is a valid address for the 32KB Block Erase instruction. /CS must be driven low for the entire duration of  
the sequence.  
See Figure 31, the 32KB Block Erase instruction sequence: /CS goes low sending 32KB Block Erase  
instruction 3-byte address on SI /CS goes high. /CS must be driven high after the eighth bit of the last address  
byte has been latched in; otherwise the 32KB Block Erase instruction is not executed. As soon as /CS is  
driven high, the self-timed Block Erase cycle (whose duration is tBE) is initiated. While the Block Erase cycle  
is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The  
Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At  
some unspecified time before the cycle is completed, the Write Enable Latch bit is reset. A 32KB Block Erase  
instruction applied to a block which is protected by the Block Protect (SEC, TB, BP2, BP1, BP0) bits (see  
Table 5&6) is not executed.  
Figure 31. 32KB Block Erase Sequence Diagram  
REV1.0  
- JUN 2015 RELEASED -  
- 46 -  

与A25S16M8VR-X相关器件

型号 品牌 描述 获取价格 数据表
A2-5S-2.54C HRS Board Connector, 5 Contact(s), 1 Row(s), Female, 0.1 inch Pitch, Crimp Terminal, Locking,

获取价格

A2-5S-2.54F HRS Card Edge Connector, 5 Contact(s), 1 Row(s), Female, IDC Terminal, Socket

获取价格

A25S40 AITSEMI MEMORY 4M BIT SPI NOR FLASH

获取价格

A25S40M8R-X AITSEMI MEMORY 4M BIT SPI NOR FLASH

获取价格

A25S40M8VR-X AITSEMI MEMORY 4M BIT SPI NOR FLASH

获取价格

A25S80 AITSEMI MEMORY 8M BIT SPI NOR FLASH

获取价格