5秒后页面跳转
9LPRS545BFLF PDF预览

9LPRS545BFLF

更新时间: 2023-03-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
17页 215K
描述
Microprocessor Circuit, PDSO48, 0.300 INCH, MO-118, SSOP-48

9LPRS545BFLF 数据手册

 浏览型号9LPRS545BFLF的Datasheet PDF文件第11页浏览型号9LPRS545BFLF的Datasheet PDF文件第12页浏览型号9LPRS545BFLF的Datasheet PDF文件第13页浏览型号9LPRS545BFLF的Datasheet PDF文件第15页浏览型号9LPRS545BFLF的Datasheet PDF文件第16页浏览型号9LPRS545BFLF的Datasheet PDF文件第17页 
Integrated  
Circuit  
Systems, Inc.  
ICS9LPRS545  
Datasheet  
Test Clarification Table  
Comments  
HW  
SW  
FSLB/  
FSLC/  
TEST_SEL  
HW PIN  
TEST_MOD  
TEST  
REF/N or  
E
HW PIN  
X
ENTRY BIT  
HI-Z  
B9b4  
0
B9b3  
OUTPUT  
NORMAL  
HI-Z  
<2.0V  
0
>2.0V  
>2.0V  
>2.0V  
0
0
1
X
X
X
0
1
0
Power-up w/ TEST_SEL = 1 to enter test mode  
Cycle power to disable test mode  
REF/N  
REF/N  
FSLC./TEST_SEL -->3-level latched input  
If power-up w/ V>2.0V then use TEST_SEL  
If power-up w/ V<2.0V then use FSLC  
FSLB/TEST_MODE -->low Vth input  
TEST_MODE is a real time input  
>2.0V  
<2.0V  
1
X
1
1
0
REF/N  
HI-Z  
X
If TEST_SEL HW pin is 0 during power-up,  
test mode can be invoked through B9b3.  
If test mode is invoked by B9b3, only B9b4  
is used to select HI-Z or REF/N  
<2.0V  
X
1
1
REF/N  
FSLB/TEST_Mode pin is not used.  
Cycle power to disable test mode, one shot control  
B9b3: 1= ENTER TEST MODE, Default = 0 (NORMAL OPERATION)  
B9b4: 1= REF/N, Default = 0 (HI-Z)  
1479A—07/28/09  
14  

与9LPRS545BFLF相关器件

型号 品牌 描述 获取价格 数据表
9LPRS545BGLF IDT Microprocessor Circuit, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48

获取价格

9LPRS545BGLFT IDT Microprocessor Circuit, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48

获取价格

9LPRS545CFLF IDT Microprocessor Circuit, PDSO48, 0.300 INCH, MO-118, SSOP-48

获取价格

9LPRS545CFLFT IDT Microprocessor Circuit, PDSO48, 0.300 INCH, MO-118, SSOP-48

获取价格

9LPRS545CGLF IDT Microprocessor Circuit, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48

获取价格

9LPRS545CGLFT IDT Microprocessor Circuit, PDSO48, 6.10 MM, 0.50 MM PITCH, MO-153, TSSOP-48

获取价格