5秒后页面跳转
9FGU0241_16 PDF预览

9FGU0241_16

更新时间: 2022-02-26 10:49:51
品牌 Logo 应用领域
艾迪悌 - IDT PC
页数 文件大小 规格书
15页 205K
描述
2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

9FGU0241_16 数据手册

 浏览型号9FGU0241_16的Datasheet PDF文件第5页浏览型号9FGU0241_16的Datasheet PDF文件第6页浏览型号9FGU0241_16的Datasheet PDF文件第7页浏览型号9FGU0241_16的Datasheet PDF文件第9页浏览型号9FGU0241_16的Datasheet PDF文件第10页浏览型号9FGU0241_16的Datasheet PDF文件第11页 
9FGU0241 DATASHEET  
Electrical Characteristics–REF  
TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions  
PARAMETER  
Long Accuracy  
SYMBOL  
ppm  
CONDITIONS  
see Tperiod min-max values  
MIN  
TYP  
0
MAX  
UNITS Notes  
ppm  
1,2  
Clock period  
Rise/Fall Slew Rate  
Rise/Fall Slew Rate  
Rise/Fall Slew Rate  
Rise/Fall Slew Rate  
Duty Cycle  
Tperiod  
trf1  
25 MHz output  
40  
0.7  
1.0  
1.3  
1.4  
47.1  
2.0  
ns  
2
Byte 3 = 1F, 20% to 80% of VDDREF  
Byte 3 = 5F, 20% to 80% of VDDREF  
Byte 3 = 9F, 20% to 80% of VDDREF  
Byte 3 = DF, 20% to 80% of VDDREF  
VT = VDD/2 V  
0.3  
0.5  
0.77  
0.84  
45  
1.1  
1.6  
1.9  
2.0  
55  
V/ns  
V/ns  
V/ns  
V/ns  
%
1
trf1  
1,3  
1
trf1  
trf1  
1
dt1X  
dtcd  
1,4  
1,5  
Duty Cycle Distortion  
VT = VDD/2 V, when driven by XIN/CLKIN_25 pin  
0
4
%
Jitter, cycle to cycle  
Noise floor  
tjcyc-cyc  
tjdBc1k  
VT = VDD/2 V  
1kHz offset  
51.2  
-126  
-139  
250  
-105  
-110  
ps  
1,4  
1,4  
1,4  
dBc  
Noise floor  
tjdBc10k  
10kHz offset to Nyquist  
dBc  
ps  
(rms)  
Jitter, phase  
tjphREF  
12kHz to 5MHz  
1.11  
3
1,4  
1Guaranteed by design and characterization, not 100% tested in production.  
2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz  
3 Default SMBus Value  
4 When driven by a crystal.  
5 X2 should be floating.  
Clock Periods–Differential Outputs with Spread Spectrum Disabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term Short-Term  
Average  
Max  
1us  
+SSC  
1 Clock  
Center  
Freq.  
MHz  
SSC OFF  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Min  
Average  
Min  
Average  
Max  
DIF  
100.00  
9.94900  
9.99900  
10.00000  
10.00100  
10.05100  
ns  
1,2  
Clock Periods–Differential Outputs with -0.5% Spread Spectrum Enabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term Short-Term  
Average  
Max  
1us  
+SSC  
1 Clock  
Center  
Freq.  
MHz  
SSC ON  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Min  
Average  
Min  
Average  
Max  
DIF  
99.75  
9.94906  
9.99906  
10.02406  
10.02506  
10.02607  
10.05107  
10.10107  
ns  
1,2  
1Guaranteed by design and characterization, not 100% tested in production.  
2 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REF is trimmed to 25.00 MHz  
2 O/P 1.5V PCIE GEN1-2-3 CLOCK GENERATOR W/ZO=100OHMS  
8
OCTOBER 18, 2016  

与9FGU0241_16相关器件

型号 品牌 描述 获取价格 数据表
9FGU0241AKILF IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0241AKILFT IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0241AKLF IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0241AKLFT IDT 2 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0431 IDT 4 O/P 1.5V PCIe Gen1-2-3 Clock Generator

获取价格

9FGU0431 RENESAS 4-output 1.5 V PCIe Gen1-2-3 Clock Generator

获取价格