5秒后页面跳转
9DB206LLFT PDF预览

9DB206LLFT

更新时间: 2024-02-14 23:59:35
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
13页 292K
描述
Clock Driver

9DB206LLFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:,Reach Compliance Code:compliant
风险等级:5.84Base Number Matches:1

9DB206LLFT 数据手册

 浏览型号9DB206LLFT的Datasheet PDF文件第4页浏览型号9DB206LLFT的Datasheet PDF文件第5页浏览型号9DB206LLFT的Datasheet PDF文件第6页浏览型号9DB206LLFT的Datasheet PDF文件第8页浏览型号9DB206LLFT的Datasheet PDF文件第9页浏览型号9DB206LLFT的Datasheet PDF文件第10页 
ICS9DB206  
Integrated  
Circuit  
Systems, Inc.  
PCI EXPRESS  
JITTER  
ATTENUATOR  
APPLICATION INFORMATION  
POWER SUPPLY FILTERING TECHNIQUES  
As in any high speed analog circuitry, the power supply pins are  
vulnerable to random noise.The ICS9DB206 provides separate  
power supplies to isolate any high switching noise from the out-  
puts to the internal PLL.VDD andVDDA should be individually con-  
nected to the power supply plane through vias, and bypass ca-  
pacitors should be used for each pin.To achieve optimum jitter  
performance, power supply isolation is required. Figure 1 illus-  
trates how a 24resistor along with a 10µF and a .01µF by-  
pass capacitor should be connected to eachVDDA pin.  
3.3V  
VDD  
.01µF  
24Ω  
VDDA  
.01µF  
10µF  
FIGURE 1. POWER SUPPLY FILTERING  
WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS  
Figure 2 shows how the differential input can be wired to accept of R1 and R2 might need to be adjusted to position theV_REF in  
single ended levels. The reference voltage V_REF = VDD/2 is the center of the input voltage swing. For example, if the input  
generated by the bias resistors R1, R2 and C1.This bias circuit clock swing is only 2.5V andVDD = 3.3V, V_REF should be 1.25V  
should be located as close as possible to the input pin.The ratio and R2/R1 = 0.609.  
VDD  
R1  
1K  
Single Ended Clock Input  
CLK  
V_REF  
nCLK  
C1  
0.1u  
R2  
1K  
FIGURE 2. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT  
9DB206CL  
www.icst.com/products/hiperclocks.html  
REV. A NOVEMBER 29, 2004  
7

与9DB206LLFT相关器件

型号 品牌 描述 获取价格 数据表
9DB233 IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233 RENESAS 2-output 3.3 V PCIe Gen1-2-3 Zero Delay / Fanout Buffer

获取价格

9DB233AFILF IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFILFT IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFLF IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFLFT IDT Two Output Differential Buffer for PCIe Gen3

获取价格