DSP56303
Rev. 11, 2/2005
Freescale Semiconductor
Technical Data
DSP56303
24-Bit Digital Signal Processor
16
6
6
3
Memory Expansion Area
The DSP56303 is intended
for use in telecommunication
applications, such as multi-
line voice/data/ fax
Triple
Timer
X Data
RAM
Y Data
RAM
PrograM
RAM
HI08
ESSI
SCI
2048 × 24
2048 × 24
4096 × 24
bits
bits
bits
(default)
(default)
(default)
processing, video
Peripheral
Expansion Area
conferencing, audio
applications, control, and
general digital signal
processing.
YAB
18
Address
External
XAB
PAB
DAB
Generation
Unit
Address
Bus
Address
Switch
Six-Channel
DMA Unit
External
Bus
24-Bit
13
Interface
and Inst.
Cache
Bootstrap
ROM
DSP56300
Core
Control
Control
DDB
YDB
XDB
PDB
GDB
24
External
Data Bus
Switch
Internal
Data
Bus
What’s New?
Rev. 11 includes the following
changes:
Data
Switch
•
Adds lead-free packaging and
part numbers.
Power
EXTAL
XTAL
Management
Clock
Generator
Data ALU
5
Program
Interrupt
Controller
Program
Decode
Program
Address
Generator
+
→
24 × 24 56 56-bit MAC
Two 56-bit Accumulators
56-bit Barrel Shifter
JTAG
PLL
2
Controller
OnCE™
DE
MODA/IRQA
MODB/IRQB
MODC/IRQC
MODD/IRQD
RESET
PINIT/NMI
Figure 1. DSP56303 Block Diagram
The DSP56303 is a member of the DSP56300 core family of programmable CMOS DSPs. Significant architectural
features of the DSP56300 core family include a barrel shifter, 24-bit addressing, instruction cache, and DMA. The
DSP56303 offers 100 MMACS using an internal 100 MHz clock at 3.0–3.6 volts. The DSP56300 core family
offers a rich instruction set and low power dissipation, as well as increasing levels of speed and power to enable
wireless, telecommunications, and multimedia products.
© Freescale Semiconductor, Inc., 1996, 2005. All rights reserved.