Quad-Frequency Programmable
VCXO
IDT8N3QV01 Rev G
DATA SHEET
General Description
Features
The IDT8N3QV01 is a Quad-Frequency Programmable VCXO with
very flexible frequency and pull-range programming capabilities.
The device uses IDT’s fourth generation FemtoClock® NG
technology for an optimum of high clock frequency and low phase
noise performance. The device accepts 2.5V or 3.3V supply and is
packaged in a small, lead-free (RoHS 6) 10-lead Ceramic 5mm x
7mm x 1.55mm package.
• Fourth generation FemtoClock® NG technology
• Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
• Four power-up default frequencies (see part number order
codes), reprogrammable by I2C
• I2C programming interface for the output clock frequency, APR
and internal PLL control registers
Besides the 4 default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N3QV01 can be programmed via the I2C
interface to any output clock frequency between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷N (N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to 4
independent PLL M and N divider registers (P, MINT, MFRAC and
N), reprogramming those registers to other frequencies under
control of FSEL0 and FSEL1 is supported. The extended
• Frequency programming resolution is 435.9Hz ÷N
• Absolute pull-range (APR) programmable from ±4.5 to
±754.5ppm
• One 2.5V or 3.3V LVPECL differential clock output
• Two control inputs for the power-up default frequency
• LVCMOS/LVTTL compatible control inputs
• RMS phase jitter @ 156.25MHz (12kHz - 20MHz):
0.487ps (typical)
temperature range supports wireless infrastructure, tele-
communication and networking end equipment requirements. The
device is a member of the high-performance clock family from IDT.
• RMS phase jitter @ 156.25MHz (1kHz - 40MHz):
0.614ps (typical)
• 2.5V or 3.3V supply voltage modes
• -40°C to 85°C ambient operating temperature
• Available in Lead-free (RoHS 6) package
Block Diagram
Pin Assignment
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
Q
nQ
÷P
OSC
÷N
10
9
5
VCC
nQ
Q
VC
OE
1
8
7
6
2
3
114.285 MHz
VEE
4
÷MINT, MFRAC
2
A/D
VC
7
7
25
IDT8N3QV01 Rev G
10-lead Ceramic 5mm x 7mm x 1.55mm
package body
Pulldown
Pulldown
FSEL1
FSEL0
Configuration Register (ROM)
(Frequency, APR, Polarity)
CD Package
Top View
Pullup
Pullup
SCLK
SDATA
I2C Control
Pullup
OE
IDT8N3QV01GCD REVISION A MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.