89HPES12NT3
Data Sheet
Preliminary Information*
12-lane 3-Port Non-Transparent
PCI Express® Switch
®
◆
Flexible Architecture with Numerous Configuration Options
Device Overview
–
–
Port arbitration schemes utilizing round robin
Supports automatic per port link width negotiation (x4, x2, or
x1)
The 89HPES12NT3 is a member of the IDT PRECISE™ family of
PCI Express® switching solutions offering the next-generation I/O inter-
connect standard. The PES12NT3 is a 12-lane, 3-port peripheral chip
that performs PCI Express Base switching with a feature set optimized
for high performance applications such as servers, storage, and commu-
nications/networking. It provides high-performance I/O connectivity and
switching functions between a PCIe® upstream port, a transparent
downstream port, and a non-transparent downstream port.
–
–
–
Static lane reversal on all ports
Automatic polarity inversion on all lanes
Supports locked transactions, allowing use with legacy soft-
ware
–
–
Ability to load device configuration from serial EEPROM
Ability to control device via SMBus
◆
Non-Transparent Port
With non-transparent bridging (NTB) functionality, the PES12NT3
can be used standalone or as a chipset with IDT PCIe System Intercon-
nect Switches in multi-host and intelligent I/O applications such as
communications, storage, and blade servers where inter-domain
communication is required.
–
–
Crosslink support on NTB port
Four mapping windows supported
• Each may be configured as a 32-bit memory or I/O window
• May be paired to form a 64-bit memory window
Interprocessor communication
–
• Thirty-two inbound and outbound doorbells
• Four inbound and outbound message registers
• Two shared scratchpad registers
Allows up to sixteen masters to communicate through the non-
transparent port
No limit on the number of supported outstanding transactions
through the non-transparent bridge
Completely symmetric non-transparent bridge operation
allows similar/same configuration software to be run
Supports direct connection to a transparent or non-transparent
port of another switch
Features
◆
High Performance PCI Express Switch
–
–
–
–
–
–
–
–
–
–
Twelve PCI Express lanes (2.5Gbps), three switch ports
Delivers 48 Gbps (6 GBps) of aggregate switching capacity
Low latency cut-through switch architecture
Support for Max Payload size up to 2048 bytes
Supports one virtual channel and eight traffic classes
PCI Express Base specification Revision 1.0a compliant
Block Diagram
3-Port Switch Core
Port
Arbitration
Frame Buffer
Route Table
Scheduler
Transaction Layer
Transaction Layer
Data Link Layer
Transaction Layer
Data Link Layer
Non-
Transparent
Bridge
Data Link Layer
Multiplexer / Demultiplexer
Multiplexer / Demultiplexer
Multiplexer / Demultiplexer
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Phy
Logical
Layer
Layer
Layer
Layer
Layer
Layer
Layer
Layer
Layer
...
...
...
SerDes SerDes
SerDes
SerDes SerDes
SerDes
SerDes SerDes
SerDes
12 PCI Express Lanes
x4 Upstream Port and Two x4 Downstream Ports
Figure 1 Internal Block Diagram
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.Inc.
1 of 29
April 11, 2007
DSC 6929
© 2007 Integrated Device Technology, Inc.
*Notice: The information in this document is subject to change without notice