Datasheet > 89C51AC2-RLTUM

89C51AC2-RLTUM

更新时间： 2024-01-03 22:10:20

品牌	Logo	应用领域
爱特美尔 - ATMEL		时钟 ATM 异步传输模式微控制器外围集成电路
页数	文件大小	规格书
121页	806K
描述
Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PQFP44, VQFP-44

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

89C51AC2-RLTUM 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	LQFP,	针数：	44
Reach Compliance Code：	compliant	ECCN代码：	3A991.A.2
HTS代码：	8542.31.00.01	风险等级：	5.62
具有ADC：	YES	地址总线宽度：	16
位大小：	8	最大时钟频率：	40 MHz
DAC 通道：	NO	DMA 通道：	NO
外部数据总线宽度：	8	JESD-30 代码：	S-PQFP-G44
JESD-609代码：	e3	长度：	10 mm
I/O 线路数量：	34	端子数量：	44
最高工作温度：	85 °C	最低工作温度：	-40 °C
PWM 通道：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	LQFP	封装形状：	SQUARE
封装形式：	FLATPACK, LOW PROFILE	峰值回流温度（摄氏度）：	260
认证状态：	Not Qualified	ROM可编程性：	FLASH
座面最大高度：	1.6 mm	速度：	40 MHz
最大供电电压：	5.5 V	最小供电电压：	3 V
标称供电电压：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子面层：	Matte Tin (Sn)	端子形式：	GULL WING
端子节距：	0.8 mm	端子位置：	QUAD
处于峰值回流温度下的最长时间：	40	宽度：	10 mm
uPs/uCs/外围集成电路类型：	MICROCONTROLLER	Base Number Matches：	1

89C51AC2-RLTUM 数据手册

Table 2. Read-Modify-Write Instructions

Instruction

Description

Example

ANL

logical AND

ANL P1, A

ORL P2, A

XRL P3, A

JBC P1.1, LABEL

CPL P3.0

ORL

logical OR

XRL

logical EX-OR

JBC

jump if bit = 1 and clear bit

complement bit

CPL

INC

increment

INC P2

DEC

decrement

DEC P2

DJNZ

decrement and jump if not zero

move carry bit to bit y of Port x

clear bit y of Port x

set bit y of Port x

DJNZ P3, LABEL

MOV P1.5, C

CLR P2.4

MOV Px.y, C

CLR Px.y

SET Px.y

SET P3.3

It is not obvious the last three instructions in this list are Read-Modify-Write instructions.

These instructions read the port (all 8 bits), modify the specifically addressed bit and

write the new byte back to the latch. These Read-Modify-Write instructions are directed

to the latch rather than the pin in order to avoid possible misinterpretation of voltage

(and therefore, logic) levels at the pin. For example, a Port bit used to drive the base of

an external bipolar transistor can not rise above the transistor’s base-emitter junction

voltage (a value lower than VIL). With a logic one written to the bit, attempts by the CPU

to read the Port at the pin are misinterpreted as logic zero. A read of the latch rather

than the pins returns the correct logic-one value.

Quasi-Bidirectional Port Port 1, Port 2, Port 3 and Port 4 have fixed internal pull-ups and are referred to as

"quasi-bidirectional" Ports. When configured as an input, the pin impedance appears as

Operation

logic one and sources current in response to an external logic zero condition. Port 0 is a

"true bidirectional" pin. The pins float when configured as input. Resets write logic one to

all Port latches. If logical zero is subsequently written to a Port latch, it can be returned

to input conditions by a logical one written to the latch.

Note:

Port latch values change near the end of Read-Modify-Write instruction cycles. Output

buffers (and therefore the pin state) update early in the instruction after Read-Modify-

Write instruction cycle.

Logical zero-to-one transitions in Port 1, Port 2, Port 3 and Port 4 use an additional pull-

up (p1) to aid this logic transition (see Figure 4.). This increases switch speed. This

extra pull-up sources 100 times normal internal circuit current during 2 oscillator clock

periods. The internal pull-ups are field-effect transistors rather than linear resistors. Pull-

ups consist of three p-channel FET (pFET) devices. A pFET is on when the gate senses

logical zero and off when the gate senses logical one. pFET #1 is turned on for two

oscillator periods immediately after a zero-to-one transition in the Port latch. A logical

one at the Port pin turns on pFET #3 (a weak pull-up) through the inverter. This inverter

and pFET pair form a latch to drive logical one. pFET #2 is a very weak pull-up switched

on whenever the associated nFET is switched off. This is traditional CMOS switch con-

vention. Current strengths are 1/10 that of pFET #3.

A/T89C51AC2

4127G–8051–05/06

1...5 6 789 10 11...121

下载PDF

与89C51AC2-RLTUM相关器件

型号	品牌	描述	获取价格	数据表
89C51AC2-SLSUM	ATMEL	Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PQCC44, PLASTIC, LCC-44	获取价格
89C51CC01C-RLTUM	ATMEL	Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PQFP44, VQFP-44	获取价格
89C51CC01U-7CTUM	ATMEL	Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PBGA64, CA-BGA-64	获取价格
89C51CC01U-RLTUM	ATMEL	Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PQFP44, VQFP-44	获取价格
89C51CC01U-SLSUM	ATMEL	Microcontroller, 8-Bit, FLASH, 40MHz, CMOS, PQCC44, PLASTIC, LCC-44	获取价格
89C51CC02CA-UM	ATMEL	Enhanced 8-bit Microcontroller with CAN Controller and Flash	获取价格

与89C51AC2-RLTUM相关文章

SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
2024-05-23

3
AT89C51单片机资料手册详细解析及应用示例
2024-05-23

5
CP2102资料手册解读：CP2102引脚说明、关键参数分析
2024-05-23

3
资料手册解读：UC3842参数和管脚说明
2024-05-22

5

产品中心

服务支持

精选活动

关于我们

帮助中心

89C51AC2-RLTUM

89C51AC2-RLTUM 技术参数

89C51AC2-RLTUM 数据手册

与89C51AC2-RLTUM相关器件

与89C51AC2-RLTUM相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

89C51AC2-RLTUM

89C51AC2-RLTUM 技术参数

89C51AC2-RLTUM 数据手册

与89C51AC2-RLTUM相关器件

与89C51AC2-RLTUM相关文章

您还可以找

您在本页遇到什么问题？