5秒后页面跳转
853S6111AYILF PDF预览

853S6111AYILF

更新时间: 2024-01-11 10:22:28
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
24页 431K
描述
PTQFP-32, Tray

853S6111AYILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:PTQFP
包装说明:7 X 7 MM, 1 MM HEIGHT, ROHS COMPLIANT, MS-026ABC-HD, TQFP-32针数:32
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
其他特性:ALSO OPERATES AT 3.3 V SUPPLY系列:853
输入调节:DIFFERENTIAL MUXJESD-30 代码:S-PQFP-G32
JESD-609代码:e3长度:7 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.005 A
湿度敏感等级:3功能数量:1
反相输出次数:端子数量:32
实输出次数:10最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HTQFP封装等效代码:TQFP32,.35SQ,32
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, THIN PROFILE
峰值回流温度(摄氏度):260电源:+-2.5/+-3.3 V
Prop。Delay @ Nom-Sup:0.53 ns传播延迟(tpd):0.53 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.035 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmBase Number Matches:1

853S6111AYILF 数据手册

 浏览型号853S6111AYILF的Datasheet PDF文件第4页浏览型号853S6111AYILF的Datasheet PDF文件第5页浏览型号853S6111AYILF的Datasheet PDF文件第6页浏览型号853S6111AYILF的Datasheet PDF文件第8页浏览型号853S6111AYILF的Datasheet PDF文件第9页浏览型号853S6111AYILF的Datasheet PDF文件第10页 
ICS853S6111I Data Sheet  
LOW VOLTAGE, 1-TO-10 DIFFERENTIAL-TO-LVPECL/ECL FANOUT BUFFER  
Additive Phase Jitter  
The spectral purity in a band at a specific offset from the fundamental  
compared to the power of the fundamental is called the dBc Phase  
Noise. This value is normally expressed using a Phase noise plot  
and is most often the specified plot in many applications. Phase noise  
is defined as the ratio of the noise power present in a 1Hz band at a  
specified offset from the fundamental frequency to the power value of  
the fundamental. This ratio is expressed in decibels (dBm) or a ratio  
of the power in the 1Hz band to the power in the fundamental. When  
the required offset is specified, the phase noise is called a dBc value,  
which simply means dBm at a specified offset from the fundamental.  
By investigating jitter in the frequency domain, we get a better  
understanding of its effects on the desired application over the entire  
time record of the signal. It is mathematically possible to calculate an  
expected bit error rate given a phase noise plot.  
Additive Phase Jitter @ 155.52MHz  
12kHz to 20MHz = 0.123ps (typical)  
Offset from Carrier Frequency (Hz)  
As with most timing specifications, phase noise measurements has  
issues relating to the limitations of the equipment. Often the noise  
floor of the equipment is higher than the noise floor of the device. This  
is illustrated above. The device meets the noise floor of what is  
shown, but can actually be lower. The phase noise is dependent on  
the input source and measurement equipment.  
The source generator "IFR2042 10kHz – 56.4GHz Low Noise Signal  
Generator as external input to an Agilent 8133A 3GHz Pulse  
Generator".  
ICS853S6111AYI REVISION A FEBRUARY 6, 2013  
7
©2013 Integrated Device Technology, Inc.  

与853S6111AYILF相关器件

型号 品牌 描述 获取价格 数据表
853S6111AYILFT IDT PTQFP-32, Reel

获取价格

853S9252BKILF IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853S9252BKILF/W IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853S9252BKILFT IDT 2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer

获取价格

853X10 ETC SCHRAUBE LINSE SCHLITZ M3 10MM Inhalt pro Packung: 100 Stk.

获取价格

853X12 ETC SCHRAUBE LINSE SCHLITZ M3 12MM Inhalt pro Packung: 100 Stk.

获取价格