5秒后页面跳转
85104AGI PDF预览

85104AGI

更新时间: 2024-01-17 09:20:31
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 356K
描述
Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 6.50 MM X 4.40 MM, 0.92 MM HEIGHT, MO-153, TSSOP-20

85104AGI 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:6.50 MM X 4.40 MM, 0.92 MM HEIGHT, MO-153, TSSOP-20针数:20
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.31
系列:85104输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:6.5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:20
实输出次数:4最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):225电源:3.3 V
Prop。Delay @ Nom-Sup:3.2 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

85104AGI 数据手册

 浏览型号85104AGI的Datasheet PDF文件第3页浏览型号85104AGI的Datasheet PDF文件第4页浏览型号85104AGI的Datasheet PDF文件第5页浏览型号85104AGI的Datasheet PDF文件第7页浏览型号85104AGI的Datasheet PDF文件第8页浏览型号85104AGI的Datasheet PDF文件第9页 
ICS85104I  
LOW SKEW, 1-TO-4, DIFFERENTIAL/LVCMOS-TO-0.7V HCSL FANOUT BUFFER  
ADDITIVE PHASE JITTER  
band to the power in the fundamental. When the required offset  
The spectral purity in a band at a specific offset from the  
fundamental compared to the power of the fundamental is called  
the dBc Phase Noise. This value is normally expressed using a  
Phase noise plot and is most often the specified plot in many  
applications.Phase noise is defined as the ratio of the noise power  
present in a 1Hz band at a specified offset from the fundamental  
frequency to the power value of the fundamental. This ratio is  
expressed in decibels (dBm) or a ratio of the power in the 1Hz  
is specified, the phase noise is called a dBc value, which simply  
means dBm at a specified offset from the fundamental. By  
investigating jitter in the frequency domain, we get a better  
understanding of its effects on the desired application over the  
entire time record of the signal. It is mathematically possible to  
calculate an expected bit error rate given a phase noise plot.  
Additive Phase Jitter,  
Integration Range: 12kHz - 20MHz at  
100MHz = 0.22ps (typical)  
OFFSET FROM CARRIER FREQUENCY (HZ)  
As with most timing specifications, phase noise measurements  
has issues relating to the limitations of the equipment. Often the  
noise floor of the equipment is higher than the noise floor of the  
device. This is illustrated above. The device meets the noise floor  
of what is shown, but can actually be lower. The phase noise is  
dependent on the input source and measurement equipment.  
IDT/ ICS0.7V HCSL FANOUT BUFFER  
6
ICS85104AGI REV. A FEBRUARY 25, 2009  

与85104AGI相关器件

型号 品牌 描述 获取价格 数据表
85104AGILF IDT Low Skew, 1-to-4, Differential/LVCMOS-to- 0.7V HCSL Fanout Buffer

获取价格

85104AGILFT IDT Low Skew, 1-to-4, Differential/LVCMOS-to- 0.7V HCSL Fanout Buffer

获取价格

85104AGIT IDT Low Skew Clock Driver, 85104 Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 6.50

获取价格

85104I IDT Low Skew, 1-to-4, Differential/LVCMOS-to- 0.7V HCSL Fanout Buffer

获取价格

851-05/005 QUALTEK EMI FILTER

获取价格

851-05/006 QUALTEK EMI FILTER

获取价格