5秒后页面跳转
850S1201AGILF PDF预览

850S1201AGILF

更新时间: 2024-02-07 04:23:00
品牌 Logo 应用领域
艾迪悌 - IDT 时钟驱动器复用器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 777K
描述
12:1 SINGLE-ENDED MULTIPLEXER

850S1201AGILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP20,.25针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.47
Samacsys Description:TSSOP 4.4 MM 0.65MM PITCH系列:850
输入调节:MUXJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:6.5 mm
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.012 A
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:20
实输出次数:1最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:2.5/3.3 V
Prop。Delay @ Nom-Sup:2.7 ns传播延迟(tpd):2.7 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.195 ns
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):2.625 V最小供电电压 (Vsup):2.375 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

850S1201AGILF 数据手册

 浏览型号850S1201AGILF的Datasheet PDF文件第1页浏览型号850S1201AGILF的Datasheet PDF文件第3页浏览型号850S1201AGILF的Datasheet PDF文件第4页浏览型号850S1201AGILF的Datasheet PDF文件第5页浏览型号850S1201AGILF的Datasheet PDF文件第6页浏览型号850S1201AGILF的Datasheet PDF文件第7页 
ICS850S1201I  
12:1, SINGLE-ENDED MULTIPLEXER  
Table 1. Pin Descriptions  
Number  
Name  
CLK8  
CLK9  
CLK10  
CLK11  
VDD  
Type  
Pulldown  
Description  
1
2
3
4
5
Input  
Input  
Input  
Input  
Power  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Power supply pin.  
Pulldown  
Pulldown  
Pulldown  
6,  
7.  
8,  
9
CLK_SEL0,  
CLK_SEL1,  
CLK_SEL2,  
CLK_SEL3  
Input  
Pulldown  
Pullup  
Clock select inputs. See Table 3. LVCMOS / LVTTL interface levels.  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
OE  
Input  
Output  
Power  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Output enable pin for Q output. LVCMOS/LVTTL interface levels.  
Single-ended clock output. LVCMOS/LVTTL interface levels.  
Power supply ground.  
Q
GND  
CLK0  
CLK1  
CLK2  
CLK3  
CLK4  
CLK5  
CLK6  
CLK7  
Pulldown  
Pulldown  
Pulldown  
Pulldown  
Pulldown  
Pulldown  
Pulldown  
Pulldown  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
Single-ended clock input. LVCMOS/LVTTL interface levels.  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
CIN  
Input Capacitance  
2
V
DD = 3.465V  
DD = 2.625V  
10  
8
pF  
CPD  
Power Dissipation Capacitance  
V
pF  
RPULLUP  
Input Pullup Resistor  
51  
51  
20  
25  
k  
kΩ  
RPULLDOWN Input Pulldown Resistor  
V
DD = 3.3V 5%  
ROUT Output Impedance  
VDD = 2.5V 5%  
IDT™ / ICS™ 12:1, SINGLE-ENDED MULTIPLEXER  
2
ICS850S1201BGI REV. A AUGUST 15, 2008  

与850S1201AGILF相关器件

型号 品牌 描述 获取价格 数据表
850S1201AGILFT IDT 12:1 SINGLE-ENDED MULTIPLEXER

获取价格

850S1201BGILF IDT 12:1 Single-ended Multiplexer

获取价格

850S1201BGILFT IDT 12:1 Single-ended Multiplexer

获取价格

850S1201I RENESAS 12:1 Single-Ended Multiplexer

获取价格

850S1601AGI IDT Multiplexer, 850S Series, 1-Func, 16 Line Input, 1 Line Output, True Output, PDSO24, 4.40

获取价格

850S1601AGILFT IDT Multiplexer, 850S Series, 1-Func, 16 Line Input, 1 Line Output, True Output, PDSO24, 4.40

获取价格