5秒后页面跳转
84329AM-01LF PDF预览

84329AM-01LF

更新时间: 2024-02-08 09:29:18
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
20页 334K
描述
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER

84329AM-01LF 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:7.50 X 18.05 MM, 2.25 MM HEIGHT, MS-013, MO-119, SOIC-28
针数:28Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.91JESD-30 代码:R-PDSO-G28
JESD-609代码:e0长度:18.05 mm
湿度敏感等级:1端子数量:28
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:700 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP28,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):225电源:3.3 V
主时钟/晶体标称频率:25 MHz认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Clock Generators
最大压摆率:110 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:7.5 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

84329AM-01LF 数据手册

 浏览型号84329AM-01LF的Datasheet PDF文件第5页浏览型号84329AM-01LF的Datasheet PDF文件第6页浏览型号84329AM-01LF的Datasheet PDF文件第7页浏览型号84329AM-01LF的Datasheet PDF文件第9页浏览型号84329AM-01LF的Datasheet PDF文件第10页浏览型号84329AM-01LF的Datasheet PDF文件第11页 
ICS84329-01  
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V  
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER  
APPLICATION INFORMATION  
POWER SUPPLY FILTERING TECHNIQUES  
As in any high speed analog circuitry, the power supply pins  
are vulnerable to random noise. The ICS84329-01 provides  
separate power supplies to isolate any high switching  
noise from the outputs to the internal PLL. VCC and VCCA  
should be individually connected to the power supply  
plane through vias, and bypass capacitors should be  
used for each pin. To achieve optimum jitter performance,  
power supply isolation is required. Figure 2 illustrates how  
a 10Ω resistor along with a 10μF and a .01μF bypass  
capacitor should be connected to each VCCA pin.  
3.3V  
VCC  
.01μF  
.01μF  
10Ω  
VCCA  
10 μF  
FIGURE 2. POWER SUPPLY FILTERING  
TERMINATION FOR LVPECL OUTPUTS  
The clock layout topology shown below is a typical termina- drive 50Ω transmission lines. Matched impedance techniques  
tion for LVPECL outputs. The two different layouts mentioned should be used to maximize operating frequency and minimize  
are recommended only as guidelines.  
signal distortion. Figures 3A and 3B show two different layouts  
which are recommended only as guidelines. Other suitable clock  
FOUT and nFOUT are low impedance follower outputs that layouts may exist and it would be recommended that the board  
generate ECL/LVPECL compatible outputs. Therefore, terminat- designers simulate to guarantee compatibility across all printed  
ing resistors (DC current path to ground) or current sources circuit and clock component process variations.  
must be used for functionality. These outputs are designed to  
3.3V  
Zo = 50Ω  
125Ω  
125Ω  
FOUT  
FIN  
Zo = 50Ω  
Zo = 50Ω  
FOUT  
FIN  
50Ω  
50Ω  
VCC - 2V  
Z
o = 50Ω  
1
RTT =  
Zo  
RTT  
((VOH + VOL) / (VCC – 2)) – 2  
84Ω  
84Ω  
FIGURE 3A. LVPECL OUTPUT TERMINATION  
FIGURE 3B. LVPECL OUTPUT TERMINATION  
84329AM-01  
www.idt.com  
REV. D AUGUST 7, 2010  
8

与84329AM-01LF相关器件

型号 品牌 获取价格 描述 数据表
84329AM-01LFT IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AM-01T IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AV-01 IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AV-01LF IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AV-01LFT IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AV-01T IDT

获取价格

700MHZ, LOW JITTER, CRYSTAL-TO-3.3V DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
84329AVLFT IDT

获取价格

Clock Generator, PQCC28
84329AVT IDT

获取价格

Clock Generator, PQCC28
84329AY IDT

获取价格

Clock Generator, PQFP32
84329BM-01 IDT

获取价格

Clock Generator, 700MHz, PDSO28, 7.50 X 18.05 MM, 2.25 MM HEIGHT, MS-013, MO-119, SOIC-28