5秒后页面跳转
842023AGLFT PDF预览

842023AGLFT

更新时间: 2024-02-06 07:36:30
品牌 Logo 应用领域
艾迪悌 - IDT 光电二极管
页数 文件大小 规格书
12页 757K
描述
Clock Generator, PDSO8

842023AGLFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
Reach Compliance Code:compliant风险等级:5.84
JESD-30 代码:R-PDSO-G8端子数量:8
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH电源:2.5/3.3 V
认证状态:Not Qualified子类别:Clock Generators
最大压摆率:84 mA表面贴装:YES
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

842023AGLFT 数据手册

 浏览型号842023AGLFT的Datasheet PDF文件第6页浏览型号842023AGLFT的Datasheet PDF文件第7页浏览型号842023AGLFT的Datasheet PDF文件第8页浏览型号842023AGLFT的Datasheet PDF文件第10页浏览型号842023AGLFT的Datasheet PDF文件第11页浏览型号842023AGLFT的Datasheet PDF文件第12页 
ICS842023  
FEMTOCLOCK™CRYSTAL-TO-HSTL CLOCK GENERATOR  
PRELIMINARY  
3. Calculations and Equations.  
The purpose of this section is to derive the power dissipated into the load.  
HSTL output driver circuit and termination are shown in Figure 5.  
VDD  
Q1  
VOUT  
RL  
50Ω  
Figure 5. HSTL Driver Circuit and Termination  
To calculate worst case power dissipation into the load, use the following equations which assume a 50load.  
Pd_H is power dissipation when the output drives high.  
Pd_L is the power dissipation when the output drives low.  
Pd_H = (VOH_MAX/RL) * (VDD_MAX - VOH_MAX  
)
Pd_L = (VOL_MAX /RL) * (VDD_MAX - VOL_MAX  
)
Pd_H = (1.8V/50) * (3.465 - 1.8V) = 59.94mW  
Pd_L = (0.6V/50) * (3.465 - 0.6V) = 34.38mW  
Total Power Dissipation per output pair = Pd_H + Pd_L = 94.32mW  
IDT™ / ICS™ HSTL CLOCK GENERATOR  
9
ICS842023AG REV. B JULY 15, 2008  

与842023AGLFT相关器件

型号 品牌 描述 获取价格 数据表
842023AGT IDT Clock Generator, PDSO8

获取价格

842023BGLF IDT Femtoclock™ Crystal-to-HSTL Clock Generator

获取价格

842023BGLFT IDT Femtoclock™ Crystal-to-HSTL Clock Generator

获取价格

842031AGI-01 IDT Clock Generator

获取价格

8420-51 ASM-SENSOR MEMORY HiLOGGER

获取价格

84206L SWITCH Toggle Switch, DPDT, Latched, Solder Terminal, Lever Actuator, Panel Mount,

获取价格