TM
HM-65162
2K x 8 Asynchronous
CMOS Static RAM
March 1997
Features
Description
• Fast Access Time . . . . . . . . . . . . . . . . . . . 70/90ns Max
• Low Standby Current. . . . . . . . . . . . . . . . . . . .50µA Max
• Low Operating Current . . . . . . . . . . . . . . . . . 70mA Max
• Data Retention at 2.0V. . . . . . . . . . . . . . . . . . .20µA Max
• TTL Compatible Inputs and Outputs
• JEDEC Approved Pinout (2716, 6116 Type)
• No Clocks or Strobes Required
The HM-65162 is a CMOS 2048 x 8 Static Random Access
Memory manufactured using the Intersil Advanced SAJI V
process. The device utilizes asynchronous circuit design for
fast cycle time and ease of use. The pinout is the JEDEC 24
pin DIP, and 32 pad 8-bit wide standard which allows easy
memory board layouts flexible to accommodate a variety of
industry standard PROMs, RAMs, ROMs and EPROMs. The
HM-65162 is ideally suited for use in microprocessor based
systems with its 8-bit word length organization. The conve-
nient output enable also simplifies the bus interface by allow-
ing the data outputs to be controlled independent of the chip
enable. Gated inputs lower operating current and also elimi-
nate the need for pull-up or pull-down resistors.
• Equal Cycle and Access Time
• Single 5V Supply
• Gated Inputs
• No Pull-Up or Pull-Down Resistors Required
Ordering Information
PACKAGE
CERDIP
JAN#
TEMP. RANGE
70ns/20µA (NOTE 1)
HM1-65162B-9
29110BJA
90ns/40µA (NOTE 1)
HM1-65162-9
29104BJA
90ns/300µA (NOTE 1)
HM1-65162C-9
-
PKG. NO.
F24.6
o
o
-40 C to +85 C
o
o
-55 C to +125 C
F24.6
o
o
SMD#
-55 C to +125 C
8403606JA
8403602JA
8403603JA
F24.6
o
o
CLCC
-40 C to +85 C
HM4-65162B-9
8403606ZA
HM4-65162-9
8403602ZA
HM4-65162C-9
8403603ZA
J32.A
o
o
SMD#
-55 C to 125 C
J32.A
NOTE:
1. Access time/data retention supply current.
Pinouts
HM-65162
(CERDIP)
TOP VIEW
HM-65162
(CLCC)
TOP VIEW
PIN
NC
DESCRIPTION
No Connect
A7
A6
1
2
3
4
5
6
7
8
9
24
23
22
21
20
19
18
17
16
15
14
13
V
CC
1
4
3
2
32 31 30
A8
29
28
27
26
25
24
23
22
21
5
6
A8
A9
NC
A6
A5
A0 - A10
E
Address Input
A5
A9
Chip Enable/Power Down
Ground
A4
W
7
8
A4
A3
A3
G
V
/GND
SS
W
G
A2
A10
E
DQ0 - DQ7 Data In/Data Out
9
A2
A1
10
11
12
13
A1
A10
E
A0
V
Power (+5V)
Write Enable
Output Enable
DQ7
DQ6
DQ5
DQ4
DQ3
CC
DQ0
A0
W
G
DQ1 10
DQ2 11
NC
DQ0
DQ7
DQ6
GND
12
14
15 16 17 18 19 20
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a trademark of Intersil Americas Inc.
FN3000.1
Copyright © Intersil Americas Inc. 2002. All Rights Reserved
1