5秒后页面跳转
83905AGILF PDF预览

83905AGILF

更新时间: 2024-02-16 19:09:18
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
21页 498K
描述
LVCMOS/ LVTTL Fanout Buffer

83905AGILF 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Lifetime Buy零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:1.3
其他特性:ALSO OPERATES AT 2.5V AND 3.3V SUPPLYJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:5 mm
湿度敏感等级:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
最大输出时钟频率:100 MHz封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:1.8/3.3 V
主时钟/晶体标称频率:40 MHz认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Generators
最大压摆率:10 mA最大供电电压:2 V
最小供电电压:1.6 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

83905AGILF 数据手册

 浏览型号83905AGILF的Datasheet PDF文件第5页浏览型号83905AGILF的Datasheet PDF文件第6页浏览型号83905AGILF的Datasheet PDF文件第7页浏览型号83905AGILF的Datasheet PDF文件第9页浏览型号83905AGILF的Datasheet PDF文件第10页浏览型号83905AGILF的Datasheet PDF文件第11页 
83905I Datasheet  
Table 6C. AC Characteristics, V = V  
= 1.8V ± 0.2V, T = -40°C to 85°C  
DD  
DDO  
A
Symbol Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
Using External Crystal  
10  
40  
MHz  
fMAX  
Output Frequency  
Using External Clock  
Source NOTE 1  
DC  
47  
100  
MHz  
odc  
Output Duty Cycle  
53  
80  
%
tsk(o)  
Output Skew; NOTE 2, 3  
RMS Phase Jitter (Random)  
Output Rise/Fall Time  
ps  
25MHz, Integration Range:  
100Hz – 1MHz  
tjit(Ø)  
tR / tF  
0.27  
ps  
20% to 80%  
200  
900  
4
ps  
ENABLE1  
ENABLE2  
ENABLE1  
ENABLE2  
cycles  
cycles  
cycles  
cycles  
Output Enable  
Time; NOTE 4  
tEN  
4
4
Output Disable  
Time; NOTE 4  
tDIS  
4
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the  
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after  
thermal equilibrium has been reached under these conditions.  
NOTE: All parameters measured at ƒ fMAX using a crystal input unless noted otherwise.  
NOTE: Terminated at 50to VDDO/2.  
NOTE 1: XTAL_IN can be overdriven by a single-ended LVCMOS signal. Please refer to Application Information section.  
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.  
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 4: See phase noise plot.  
NOTE 5: These parameters are guaranteed by characterization. Not tested in production.  
Table 6D. AC Characteristics, V = 3.3V ± 5%, V  
= 2.5V ± 5%, T = -40°C to 85°C  
A
DD  
DDO  
Symbol Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
Using External Crystal  
10  
40  
MHz  
fMAX  
Output Frequency  
Using External Clock  
Source NOTE 1  
DC  
48  
100  
MHz  
odc  
Output Duty Cycle  
52  
80  
%
tsk(o)  
Output Skew; NOTE 2, 3  
RMS Phase Jitter (Random)  
Output Rise/Fall Time  
ps  
25MHz, Integration Range:  
100Hz – 1MHz  
tjit  
0.14  
ps  
tR / tF  
20% to 80%  
200  
800  
4
ps  
ENABLE1  
ENABLE2  
ENABLE1  
ENABLE2  
cycles  
cycles  
cycles  
cycles  
Output Enable  
Time; NOTE 4  
tEN  
4
4
Output Disable  
Time; NOTE 4  
tDIS  
4
NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the  
device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after  
thermal equilibrium has been reached under these conditions.  
NOTE: All parameters measured at ƒ fMAX using a crystal input unless noted otherwise.  
NOTE: Terminated at 50to VDDO/2.  
NOTE 1: XTAL_IN can be overdriven by a single-ended LVCMOS signal. Please refer to Application Information section.  
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDO/2.  
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 4: See phase noise plot.  
NOTE 5: These parameters are guaranteed by characterization. Not tested in production.  
©2016 Integrated Device Technology, Inc.  
8
Revision C September 28, 2016  

与83905AGILF相关器件

型号 品牌 描述 获取价格 数据表
83905AGILFT IDT TSSOP-16, Reel

获取价格

83905AGIT IDT Clock Generator, PDSO16

获取价格

83905AGLF IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AGLFT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AGT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AGTI IDT 暂无描述

获取价格

83905AIL ICSI LOW SKEW, 1:6 CRYSTAL INTERFACE-TO LVCMOS/LVTTL FANOUT BUFFER

获取价格

83905AK IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AKI IDT Clock Generator

获取价格

83905AKLF IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AKLFT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AKT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AKTI IDT Clock Generator

获取价格

83905AM IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AMLF IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AMLFT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AMT IDT Low Skew, 1:6 Crystal-to- LVCMOS/LVTTL Fanout Buffer

获取价格

83905AMTI IDT Clock Generator

获取价格

83905I IDT LVCMOS/ LVTTL Fanout Buffer

获取价格

83908-02 IDT FemtoClock Crystal-to-LVDS 8-Output Clock Synthesizer

获取价格