5秒后页面跳转
80-0209-A PDF预览

80-0209-A

更新时间: 2022-12-16 17:50:07
品牌 Logo 应用领域
其他 - ETC /
页数 文件大小 规格书
8页 268K
描述
Speech And Music Processor

80-0209-A 数据手册

 浏览型号80-0209-A的Datasheet PDF文件第1页浏览型号80-0209-A的Datasheet PDF文件第2页浏览型号80-0209-A的Datasheet PDF文件第3页浏览型号80-0209-A的Datasheet PDF文件第5页浏览型号80-0209-A的Datasheet PDF文件第6页浏览型号80-0209-A的Datasheet PDF文件第7页 
SC-605  
Data sheet  
Absolute Maximum Ratings  
Absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†  
Supply voltage, VDD (see Note 1)  
Supply current, IDD (see Note 2)  
Input voltage range, VI (see Note 1)  
Output voltage range, VO (see Note 1)  
Storage temperature range, TA  
–0.3 to 7 V  
WARNING:  
35 mA  
Stressing the SC-605 beyond the “Absolute Maximum  
Ratings” may cause permanent damage. These are  
stress ratings only. Operation beyond the “Operating  
Conditions” is not recommended and extended  
exposure beyond the “Operating Conditions” may  
affect device reliability.  
–0.3 to VDD + 0.3 V  
–0.3 to VDD + 0.3 V  
–30°C to 125°C  
NOTES: 1. Unless otherwise noted, all voltages are measured with respect to VSS  
.
2. The total supply current includes the current out of all the I/O pins as well as the operating current of the device.  
Recommended Operating Conditions  
MIN  
3
64  
32  
0
MAX  
UNIT  
V
Supply voltage (with respect to VSS), VDD  
CPU clock rate (as programmed), f(CPU)  
5.2  
12,320  
kHz  
,
Load resistance between DACP and DACM R(DAC)  
Operating free-air temperature, TA  
Device functionality  
70  
°C  
Timing Requirements  
MIN  
100  
2
MAX  
UNIT  
ns  
1/FCPU  
1/FCPU  
t(RESET)  
Reset low pulse width, while VDD is within specified limits  
t1(WIDTH)  
t2(WIDTH)  
Pulse width required prior to a negative transition at pin PD3, PD5, or PF0 PF7‡  
Pulse width required prior to a positive transition at pin PD2 or PD4†  
2
‡ While these pins are being used as interrupt inputs.  
t(RESET)  
t(RESET)  
Figure 1: Initialization Timing Diagram  
t1(WIDTH (PD3, PD5, or F port))  
t2(WIDTH (PD2, or PD4))  
t1(WIDTH)  
t2(WIDTH)  
Figure 2: External Interrupt Pin Pulse Width Requirements t1WIDTH and t2WIDTH  
4
P/N 80-0209-A  
© 2002 Sensory Inc.  

与80-0209-A相关器件

型号 品牌 描述 获取价格 数据表
80021012A TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

80021012C ETC Single 8-bit Bus Transceiver

获取价格

80021012X TI LS SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20, CERAMIC, CC-20

获取价格

8002101SA TI OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

获取价格

80-0210-C ETC Speech And Music Processor

获取价格

80-0211-C ETC Speech And Music Processor

获取价格